exynos_drm_g2d.c 30 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251
  1. /*
  2. * Copyright (C) 2012 Samsung Electronics Co.Ltd
  3. * Authors: Joonyoung Shim <jy0922.shim@samsung.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundationr
  8. */
  9. #include <linux/kernel.h>
  10. #include <linux/module.h>
  11. #include <linux/clk.h>
  12. #include <linux/err.h>
  13. #include <linux/interrupt.h>
  14. #include <linux/io.h>
  15. #include <linux/platform_device.h>
  16. #include <linux/pm_runtime.h>
  17. #include <linux/slab.h>
  18. #include <linux/workqueue.h>
  19. #include <linux/dma-mapping.h>
  20. #include <linux/dma-attrs.h>
  21. #include <drm/drmP.h>
  22. #include <drm/exynos_drm.h>
  23. #include "exynos_drm_drv.h"
  24. #include "exynos_drm_gem.h"
  25. #include "exynos_drm_iommu.h"
  26. #define G2D_HW_MAJOR_VER 4
  27. #define G2D_HW_MINOR_VER 1
  28. /* vaild register range set from user: 0x0104 ~ 0x0880 */
  29. #define G2D_VALID_START 0x0104
  30. #define G2D_VALID_END 0x0880
  31. /* general registers */
  32. #define G2D_SOFT_RESET 0x0000
  33. #define G2D_INTEN 0x0004
  34. #define G2D_INTC_PEND 0x000C
  35. #define G2D_DMA_SFR_BASE_ADDR 0x0080
  36. #define G2D_DMA_COMMAND 0x0084
  37. #define G2D_DMA_STATUS 0x008C
  38. #define G2D_DMA_HOLD_CMD 0x0090
  39. /* command registers */
  40. #define G2D_BITBLT_START 0x0100
  41. /* registers for base address */
  42. #define G2D_SRC_BASE_ADDR 0x0304
  43. #define G2D_SRC_PLANE2_BASE_ADDR 0x0318
  44. #define G2D_DST_BASE_ADDR 0x0404
  45. #define G2D_DST_PLANE2_BASE_ADDR 0x0418
  46. #define G2D_PAT_BASE_ADDR 0x0500
  47. #define G2D_MSK_BASE_ADDR 0x0520
  48. /* G2D_SOFT_RESET */
  49. #define G2D_SFRCLEAR (1 << 1)
  50. #define G2D_R (1 << 0)
  51. /* G2D_INTEN */
  52. #define G2D_INTEN_ACF (1 << 3)
  53. #define G2D_INTEN_UCF (1 << 2)
  54. #define G2D_INTEN_GCF (1 << 1)
  55. #define G2D_INTEN_SCF (1 << 0)
  56. /* G2D_INTC_PEND */
  57. #define G2D_INTP_ACMD_FIN (1 << 3)
  58. #define G2D_INTP_UCMD_FIN (1 << 2)
  59. #define G2D_INTP_GCMD_FIN (1 << 1)
  60. #define G2D_INTP_SCMD_FIN (1 << 0)
  61. /* G2D_DMA_COMMAND */
  62. #define G2D_DMA_HALT (1 << 2)
  63. #define G2D_DMA_CONTINUE (1 << 1)
  64. #define G2D_DMA_START (1 << 0)
  65. /* G2D_DMA_STATUS */
  66. #define G2D_DMA_LIST_DONE_COUNT (0xFF << 17)
  67. #define G2D_DMA_BITBLT_DONE_COUNT (0xFFFF << 1)
  68. #define G2D_DMA_DONE (1 << 0)
  69. #define G2D_DMA_LIST_DONE_COUNT_OFFSET 17
  70. /* G2D_DMA_HOLD_CMD */
  71. #define G2D_USET_HOLD (1 << 2)
  72. #define G2D_LIST_HOLD (1 << 1)
  73. #define G2D_BITBLT_HOLD (1 << 0)
  74. /* G2D_BITBLT_START */
  75. #define G2D_START_CASESEL (1 << 2)
  76. #define G2D_START_NHOLT (1 << 1)
  77. #define G2D_START_BITBLT (1 << 0)
  78. #define G2D_CMDLIST_SIZE (PAGE_SIZE / 4)
  79. #define G2D_CMDLIST_NUM 64
  80. #define G2D_CMDLIST_POOL_SIZE (G2D_CMDLIST_SIZE * G2D_CMDLIST_NUM)
  81. #define G2D_CMDLIST_DATA_NUM (G2D_CMDLIST_SIZE / sizeof(u32) - 2)
  82. #define MAX_BUF_ADDR_NR 6
  83. /* maximum buffer pool size of userptr is 64MB as default */
  84. #define MAX_POOL (64 * 1024 * 1024)
  85. enum {
  86. BUF_TYPE_GEM = 1,
  87. BUF_TYPE_USERPTR,
  88. };
  89. /* cmdlist data structure */
  90. struct g2d_cmdlist {
  91. u32 head;
  92. unsigned long data[G2D_CMDLIST_DATA_NUM];
  93. u32 last; /* last data offset */
  94. };
  95. struct drm_exynos_pending_g2d_event {
  96. struct drm_pending_event base;
  97. struct drm_exynos_g2d_event event;
  98. };
  99. struct g2d_cmdlist_userptr {
  100. struct list_head list;
  101. dma_addr_t dma_addr;
  102. unsigned long userptr;
  103. unsigned long size;
  104. struct page **pages;
  105. unsigned int npages;
  106. struct sg_table *sgt;
  107. struct vm_area_struct *vma;
  108. atomic_t refcount;
  109. bool in_pool;
  110. bool out_of_list;
  111. };
  112. struct g2d_cmdlist_node {
  113. struct list_head list;
  114. struct g2d_cmdlist *cmdlist;
  115. unsigned int map_nr;
  116. unsigned long handles[MAX_BUF_ADDR_NR];
  117. unsigned int obj_type[MAX_BUF_ADDR_NR];
  118. dma_addr_t dma_addr;
  119. struct drm_exynos_pending_g2d_event *event;
  120. };
  121. struct g2d_runqueue_node {
  122. struct list_head list;
  123. struct list_head run_cmdlist;
  124. struct list_head event_list;
  125. struct drm_file *filp;
  126. pid_t pid;
  127. struct completion complete;
  128. int async;
  129. };
  130. struct g2d_data {
  131. struct device *dev;
  132. struct clk *gate_clk;
  133. void __iomem *regs;
  134. int irq;
  135. struct workqueue_struct *g2d_workq;
  136. struct work_struct runqueue_work;
  137. struct exynos_drm_subdrv subdrv;
  138. bool suspended;
  139. /* cmdlist */
  140. struct g2d_cmdlist_node *cmdlist_node;
  141. struct list_head free_cmdlist;
  142. struct mutex cmdlist_mutex;
  143. dma_addr_t cmdlist_pool;
  144. void *cmdlist_pool_virt;
  145. struct dma_attrs cmdlist_dma_attrs;
  146. /* runqueue*/
  147. struct g2d_runqueue_node *runqueue_node;
  148. struct list_head runqueue;
  149. struct mutex runqueue_mutex;
  150. struct kmem_cache *runqueue_slab;
  151. unsigned long current_pool;
  152. unsigned long max_pool;
  153. };
  154. static int g2d_init_cmdlist(struct g2d_data *g2d)
  155. {
  156. struct device *dev = g2d->dev;
  157. struct g2d_cmdlist_node *node = g2d->cmdlist_node;
  158. struct exynos_drm_subdrv *subdrv = &g2d->subdrv;
  159. int nr;
  160. int ret;
  161. init_dma_attrs(&g2d->cmdlist_dma_attrs);
  162. dma_set_attr(DMA_ATTR_WRITE_COMBINE, &g2d->cmdlist_dma_attrs);
  163. g2d->cmdlist_pool_virt = dma_alloc_attrs(subdrv->drm_dev->dev,
  164. G2D_CMDLIST_POOL_SIZE,
  165. &g2d->cmdlist_pool, GFP_KERNEL,
  166. &g2d->cmdlist_dma_attrs);
  167. if (!g2d->cmdlist_pool_virt) {
  168. dev_err(dev, "failed to allocate dma memory\n");
  169. return -ENOMEM;
  170. }
  171. node = kcalloc(G2D_CMDLIST_NUM, sizeof(*node), GFP_KERNEL);
  172. if (!node) {
  173. dev_err(dev, "failed to allocate memory\n");
  174. ret = -ENOMEM;
  175. goto err;
  176. }
  177. for (nr = 0; nr < G2D_CMDLIST_NUM; nr++) {
  178. node[nr].cmdlist =
  179. g2d->cmdlist_pool_virt + nr * G2D_CMDLIST_SIZE;
  180. node[nr].dma_addr =
  181. g2d->cmdlist_pool + nr * G2D_CMDLIST_SIZE;
  182. list_add_tail(&node[nr].list, &g2d->free_cmdlist);
  183. }
  184. return 0;
  185. err:
  186. dma_free_attrs(subdrv->drm_dev->dev, G2D_CMDLIST_POOL_SIZE,
  187. g2d->cmdlist_pool_virt,
  188. g2d->cmdlist_pool, &g2d->cmdlist_dma_attrs);
  189. return ret;
  190. }
  191. static void g2d_fini_cmdlist(struct g2d_data *g2d)
  192. {
  193. struct exynos_drm_subdrv *subdrv = &g2d->subdrv;
  194. kfree(g2d->cmdlist_node);
  195. dma_free_attrs(subdrv->drm_dev->dev, G2D_CMDLIST_POOL_SIZE,
  196. g2d->cmdlist_pool_virt,
  197. g2d->cmdlist_pool, &g2d->cmdlist_dma_attrs);
  198. }
  199. static struct g2d_cmdlist_node *g2d_get_cmdlist(struct g2d_data *g2d)
  200. {
  201. struct device *dev = g2d->dev;
  202. struct g2d_cmdlist_node *node;
  203. mutex_lock(&g2d->cmdlist_mutex);
  204. if (list_empty(&g2d->free_cmdlist)) {
  205. dev_err(dev, "there is no free cmdlist\n");
  206. mutex_unlock(&g2d->cmdlist_mutex);
  207. return NULL;
  208. }
  209. node = list_first_entry(&g2d->free_cmdlist, struct g2d_cmdlist_node,
  210. list);
  211. list_del_init(&node->list);
  212. mutex_unlock(&g2d->cmdlist_mutex);
  213. return node;
  214. }
  215. static void g2d_put_cmdlist(struct g2d_data *g2d, struct g2d_cmdlist_node *node)
  216. {
  217. mutex_lock(&g2d->cmdlist_mutex);
  218. list_move_tail(&node->list, &g2d->free_cmdlist);
  219. mutex_unlock(&g2d->cmdlist_mutex);
  220. }
  221. static void g2d_add_cmdlist_to_inuse(struct exynos_drm_g2d_private *g2d_priv,
  222. struct g2d_cmdlist_node *node)
  223. {
  224. struct g2d_cmdlist_node *lnode;
  225. if (list_empty(&g2d_priv->inuse_cmdlist))
  226. goto add_to_list;
  227. /* this links to base address of new cmdlist */
  228. lnode = list_entry(g2d_priv->inuse_cmdlist.prev,
  229. struct g2d_cmdlist_node, list);
  230. lnode->cmdlist->data[lnode->cmdlist->last] = node->dma_addr;
  231. add_to_list:
  232. list_add_tail(&node->list, &g2d_priv->inuse_cmdlist);
  233. if (node->event)
  234. list_add_tail(&node->event->base.link, &g2d_priv->event_list);
  235. }
  236. static void g2d_userptr_put_dma_addr(struct drm_device *drm_dev,
  237. unsigned long obj,
  238. bool force)
  239. {
  240. struct g2d_cmdlist_userptr *g2d_userptr =
  241. (struct g2d_cmdlist_userptr *)obj;
  242. if (!obj)
  243. return;
  244. if (force)
  245. goto out;
  246. atomic_dec(&g2d_userptr->refcount);
  247. if (atomic_read(&g2d_userptr->refcount) > 0)
  248. return;
  249. if (g2d_userptr->in_pool)
  250. return;
  251. out:
  252. exynos_gem_unmap_sgt_from_dma(drm_dev, g2d_userptr->sgt,
  253. DMA_BIDIRECTIONAL);
  254. exynos_gem_put_pages_to_userptr(g2d_userptr->pages,
  255. g2d_userptr->npages,
  256. g2d_userptr->vma);
  257. if (!g2d_userptr->out_of_list)
  258. list_del_init(&g2d_userptr->list);
  259. sg_free_table(g2d_userptr->sgt);
  260. kfree(g2d_userptr->sgt);
  261. g2d_userptr->sgt = NULL;
  262. kfree(g2d_userptr->pages);
  263. g2d_userptr->pages = NULL;
  264. kfree(g2d_userptr);
  265. g2d_userptr = NULL;
  266. }
  267. dma_addr_t *g2d_userptr_get_dma_addr(struct drm_device *drm_dev,
  268. unsigned long userptr,
  269. unsigned long size,
  270. struct drm_file *filp,
  271. unsigned long *obj)
  272. {
  273. struct drm_exynos_file_private *file_priv = filp->driver_priv;
  274. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  275. struct g2d_cmdlist_userptr *g2d_userptr;
  276. struct g2d_data *g2d;
  277. struct page **pages;
  278. struct sg_table *sgt;
  279. struct vm_area_struct *vma;
  280. unsigned long start, end;
  281. unsigned int npages, offset;
  282. int ret;
  283. if (!size) {
  284. DRM_ERROR("invalid userptr size.\n");
  285. return ERR_PTR(-EINVAL);
  286. }
  287. g2d = dev_get_drvdata(g2d_priv->dev);
  288. /* check if userptr already exists in userptr_list. */
  289. list_for_each_entry(g2d_userptr, &g2d_priv->userptr_list, list) {
  290. if (g2d_userptr->userptr == userptr) {
  291. /*
  292. * also check size because there could be same address
  293. * and different size.
  294. */
  295. if (g2d_userptr->size == size) {
  296. atomic_inc(&g2d_userptr->refcount);
  297. *obj = (unsigned long)g2d_userptr;
  298. return &g2d_userptr->dma_addr;
  299. }
  300. /*
  301. * at this moment, maybe g2d dma is accessing this
  302. * g2d_userptr memory region so just remove this
  303. * g2d_userptr object from userptr_list not to be
  304. * referred again and also except it the userptr
  305. * pool to be released after the dma access completion.
  306. */
  307. g2d_userptr->out_of_list = true;
  308. g2d_userptr->in_pool = false;
  309. list_del_init(&g2d_userptr->list);
  310. break;
  311. }
  312. }
  313. g2d_userptr = kzalloc(sizeof(*g2d_userptr), GFP_KERNEL);
  314. if (!g2d_userptr) {
  315. DRM_ERROR("failed to allocate g2d_userptr.\n");
  316. return ERR_PTR(-ENOMEM);
  317. }
  318. atomic_set(&g2d_userptr->refcount, 1);
  319. start = userptr & PAGE_MASK;
  320. offset = userptr & ~PAGE_MASK;
  321. end = PAGE_ALIGN(userptr + size);
  322. npages = (end - start) >> PAGE_SHIFT;
  323. g2d_userptr->npages = npages;
  324. pages = kzalloc(npages * sizeof(struct page *), GFP_KERNEL);
  325. if (!pages) {
  326. DRM_ERROR("failed to allocate pages.\n");
  327. kfree(g2d_userptr);
  328. return ERR_PTR(-ENOMEM);
  329. }
  330. vma = find_vma(current->mm, userptr);
  331. if (!vma) {
  332. DRM_ERROR("failed to get vm region.\n");
  333. ret = -EFAULT;
  334. goto err_free_pages;
  335. }
  336. if (vma->vm_end < userptr + size) {
  337. DRM_ERROR("vma is too small.\n");
  338. ret = -EFAULT;
  339. goto err_free_pages;
  340. }
  341. g2d_userptr->vma = exynos_gem_get_vma(vma);
  342. if (!g2d_userptr->vma) {
  343. DRM_ERROR("failed to copy vma.\n");
  344. ret = -ENOMEM;
  345. goto err_free_pages;
  346. }
  347. g2d_userptr->size = size;
  348. ret = exynos_gem_get_pages_from_userptr(start & PAGE_MASK,
  349. npages, pages, vma);
  350. if (ret < 0) {
  351. DRM_ERROR("failed to get user pages from userptr.\n");
  352. goto err_put_vma;
  353. }
  354. g2d_userptr->pages = pages;
  355. sgt = kzalloc(sizeof *sgt, GFP_KERNEL);
  356. if (!sgt) {
  357. DRM_ERROR("failed to allocate sg table.\n");
  358. ret = -ENOMEM;
  359. goto err_free_userptr;
  360. }
  361. ret = sg_alloc_table_from_pages(sgt, pages, npages, offset,
  362. size, GFP_KERNEL);
  363. if (ret < 0) {
  364. DRM_ERROR("failed to get sgt from pages.\n");
  365. goto err_free_sgt;
  366. }
  367. g2d_userptr->sgt = sgt;
  368. ret = exynos_gem_map_sgt_with_dma(drm_dev, g2d_userptr->sgt,
  369. DMA_BIDIRECTIONAL);
  370. if (ret < 0) {
  371. DRM_ERROR("failed to map sgt with dma region.\n");
  372. goto err_free_sgt;
  373. }
  374. g2d_userptr->dma_addr = sgt->sgl[0].dma_address;
  375. g2d_userptr->userptr = userptr;
  376. list_add_tail(&g2d_userptr->list, &g2d_priv->userptr_list);
  377. if (g2d->current_pool + (npages << PAGE_SHIFT) < g2d->max_pool) {
  378. g2d->current_pool += npages << PAGE_SHIFT;
  379. g2d_userptr->in_pool = true;
  380. }
  381. *obj = (unsigned long)g2d_userptr;
  382. return &g2d_userptr->dma_addr;
  383. err_free_sgt:
  384. sg_free_table(sgt);
  385. kfree(sgt);
  386. sgt = NULL;
  387. err_free_userptr:
  388. exynos_gem_put_pages_to_userptr(g2d_userptr->pages,
  389. g2d_userptr->npages,
  390. g2d_userptr->vma);
  391. err_put_vma:
  392. exynos_gem_put_vma(g2d_userptr->vma);
  393. err_free_pages:
  394. kfree(pages);
  395. kfree(g2d_userptr);
  396. pages = NULL;
  397. g2d_userptr = NULL;
  398. return ERR_PTR(ret);
  399. }
  400. static void g2d_userptr_free_all(struct drm_device *drm_dev,
  401. struct g2d_data *g2d,
  402. struct drm_file *filp)
  403. {
  404. struct drm_exynos_file_private *file_priv = filp->driver_priv;
  405. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  406. struct g2d_cmdlist_userptr *g2d_userptr, *n;
  407. list_for_each_entry_safe(g2d_userptr, n, &g2d_priv->userptr_list, list)
  408. if (g2d_userptr->in_pool)
  409. g2d_userptr_put_dma_addr(drm_dev,
  410. (unsigned long)g2d_userptr,
  411. true);
  412. g2d->current_pool = 0;
  413. }
  414. static int g2d_map_cmdlist_gem(struct g2d_data *g2d,
  415. struct g2d_cmdlist_node *node,
  416. struct drm_device *drm_dev,
  417. struct drm_file *file)
  418. {
  419. struct g2d_cmdlist *cmdlist = node->cmdlist;
  420. int offset;
  421. int i;
  422. for (i = 0; i < node->map_nr; i++) {
  423. unsigned long handle;
  424. dma_addr_t *addr;
  425. offset = cmdlist->last - (i * 2 + 1);
  426. handle = cmdlist->data[offset];
  427. if (node->obj_type[i] == BUF_TYPE_GEM) {
  428. addr = exynos_drm_gem_get_dma_addr(drm_dev, handle,
  429. file);
  430. if (IS_ERR(addr)) {
  431. node->map_nr = i;
  432. return -EFAULT;
  433. }
  434. } else {
  435. struct drm_exynos_g2d_userptr g2d_userptr;
  436. if (copy_from_user(&g2d_userptr, (void __user *)handle,
  437. sizeof(struct drm_exynos_g2d_userptr))) {
  438. node->map_nr = i;
  439. return -EFAULT;
  440. }
  441. addr = g2d_userptr_get_dma_addr(drm_dev,
  442. g2d_userptr.userptr,
  443. g2d_userptr.size,
  444. file,
  445. &handle);
  446. if (IS_ERR(addr)) {
  447. node->map_nr = i;
  448. return -EFAULT;
  449. }
  450. }
  451. cmdlist->data[offset] = *addr;
  452. node->handles[i] = handle;
  453. }
  454. return 0;
  455. }
  456. static void g2d_unmap_cmdlist_gem(struct g2d_data *g2d,
  457. struct g2d_cmdlist_node *node,
  458. struct drm_file *filp)
  459. {
  460. struct exynos_drm_subdrv *subdrv = &g2d->subdrv;
  461. int i;
  462. for (i = 0; i < node->map_nr; i++) {
  463. unsigned long handle = node->handles[i];
  464. if (node->obj_type[i] == BUF_TYPE_GEM)
  465. exynos_drm_gem_put_dma_addr(subdrv->drm_dev, handle,
  466. filp);
  467. else
  468. g2d_userptr_put_dma_addr(subdrv->drm_dev, handle,
  469. false);
  470. node->handles[i] = 0;
  471. }
  472. node->map_nr = 0;
  473. }
  474. static void g2d_dma_start(struct g2d_data *g2d,
  475. struct g2d_runqueue_node *runqueue_node)
  476. {
  477. struct g2d_cmdlist_node *node =
  478. list_first_entry(&runqueue_node->run_cmdlist,
  479. struct g2d_cmdlist_node, list);
  480. pm_runtime_get_sync(g2d->dev);
  481. clk_enable(g2d->gate_clk);
  482. /* interrupt enable */
  483. writel_relaxed(G2D_INTEN_ACF | G2D_INTEN_UCF | G2D_INTEN_GCF,
  484. g2d->regs + G2D_INTEN);
  485. writel_relaxed(node->dma_addr, g2d->regs + G2D_DMA_SFR_BASE_ADDR);
  486. writel_relaxed(G2D_DMA_START, g2d->regs + G2D_DMA_COMMAND);
  487. }
  488. static struct g2d_runqueue_node *g2d_get_runqueue_node(struct g2d_data *g2d)
  489. {
  490. struct g2d_runqueue_node *runqueue_node;
  491. if (list_empty(&g2d->runqueue))
  492. return NULL;
  493. runqueue_node = list_first_entry(&g2d->runqueue,
  494. struct g2d_runqueue_node, list);
  495. list_del_init(&runqueue_node->list);
  496. return runqueue_node;
  497. }
  498. static void g2d_free_runqueue_node(struct g2d_data *g2d,
  499. struct g2d_runqueue_node *runqueue_node)
  500. {
  501. struct g2d_cmdlist_node *node;
  502. if (!runqueue_node)
  503. return;
  504. mutex_lock(&g2d->cmdlist_mutex);
  505. /*
  506. * commands in run_cmdlist have been completed so unmap all gem
  507. * objects in each command node so that they are unreferenced.
  508. */
  509. list_for_each_entry(node, &runqueue_node->run_cmdlist, list)
  510. g2d_unmap_cmdlist_gem(g2d, node, runqueue_node->filp);
  511. list_splice_tail_init(&runqueue_node->run_cmdlist, &g2d->free_cmdlist);
  512. mutex_unlock(&g2d->cmdlist_mutex);
  513. kmem_cache_free(g2d->runqueue_slab, runqueue_node);
  514. }
  515. static void g2d_exec_runqueue(struct g2d_data *g2d)
  516. {
  517. g2d->runqueue_node = g2d_get_runqueue_node(g2d);
  518. if (g2d->runqueue_node)
  519. g2d_dma_start(g2d, g2d->runqueue_node);
  520. }
  521. static void g2d_runqueue_worker(struct work_struct *work)
  522. {
  523. struct g2d_data *g2d = container_of(work, struct g2d_data,
  524. runqueue_work);
  525. mutex_lock(&g2d->runqueue_mutex);
  526. clk_disable(g2d->gate_clk);
  527. pm_runtime_put_sync(g2d->dev);
  528. complete(&g2d->runqueue_node->complete);
  529. if (g2d->runqueue_node->async)
  530. g2d_free_runqueue_node(g2d, g2d->runqueue_node);
  531. if (g2d->suspended)
  532. g2d->runqueue_node = NULL;
  533. else
  534. g2d_exec_runqueue(g2d);
  535. mutex_unlock(&g2d->runqueue_mutex);
  536. }
  537. static void g2d_finish_event(struct g2d_data *g2d, u32 cmdlist_no)
  538. {
  539. struct drm_device *drm_dev = g2d->subdrv.drm_dev;
  540. struct g2d_runqueue_node *runqueue_node = g2d->runqueue_node;
  541. struct drm_exynos_pending_g2d_event *e;
  542. struct timeval now;
  543. unsigned long flags;
  544. if (list_empty(&runqueue_node->event_list))
  545. return;
  546. e = list_first_entry(&runqueue_node->event_list,
  547. struct drm_exynos_pending_g2d_event, base.link);
  548. do_gettimeofday(&now);
  549. e->event.tv_sec = now.tv_sec;
  550. e->event.tv_usec = now.tv_usec;
  551. e->event.cmdlist_no = cmdlist_no;
  552. spin_lock_irqsave(&drm_dev->event_lock, flags);
  553. list_move_tail(&e->base.link, &e->base.file_priv->event_list);
  554. wake_up_interruptible(&e->base.file_priv->event_wait);
  555. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  556. }
  557. static irqreturn_t g2d_irq_handler(int irq, void *dev_id)
  558. {
  559. struct g2d_data *g2d = dev_id;
  560. u32 pending;
  561. pending = readl_relaxed(g2d->regs + G2D_INTC_PEND);
  562. if (pending)
  563. writel_relaxed(pending, g2d->regs + G2D_INTC_PEND);
  564. if (pending & G2D_INTP_GCMD_FIN) {
  565. u32 cmdlist_no = readl_relaxed(g2d->regs + G2D_DMA_STATUS);
  566. cmdlist_no = (cmdlist_no & G2D_DMA_LIST_DONE_COUNT) >>
  567. G2D_DMA_LIST_DONE_COUNT_OFFSET;
  568. g2d_finish_event(g2d, cmdlist_no);
  569. writel_relaxed(0, g2d->regs + G2D_DMA_HOLD_CMD);
  570. if (!(pending & G2D_INTP_ACMD_FIN)) {
  571. writel_relaxed(G2D_DMA_CONTINUE,
  572. g2d->regs + G2D_DMA_COMMAND);
  573. }
  574. }
  575. if (pending & G2D_INTP_ACMD_FIN)
  576. queue_work(g2d->g2d_workq, &g2d->runqueue_work);
  577. return IRQ_HANDLED;
  578. }
  579. static int g2d_check_reg_offset(struct device *dev,
  580. struct g2d_cmdlist_node *node,
  581. int nr, bool for_addr)
  582. {
  583. struct g2d_cmdlist *cmdlist = node->cmdlist;
  584. int reg_offset;
  585. int index;
  586. int i;
  587. for (i = 0; i < nr; i++) {
  588. index = cmdlist->last - 2 * (i + 1);
  589. if (for_addr) {
  590. /* check userptr buffer type. */
  591. reg_offset = (cmdlist->data[index] &
  592. ~0x7fffffff) >> 31;
  593. if (reg_offset) {
  594. node->obj_type[i] = BUF_TYPE_USERPTR;
  595. cmdlist->data[index] &= ~G2D_BUF_USERPTR;
  596. }
  597. }
  598. reg_offset = cmdlist->data[index] & ~0xfffff000;
  599. if (reg_offset < G2D_VALID_START || reg_offset > G2D_VALID_END)
  600. goto err;
  601. if (reg_offset % 4)
  602. goto err;
  603. switch (reg_offset) {
  604. case G2D_SRC_BASE_ADDR:
  605. case G2D_SRC_PLANE2_BASE_ADDR:
  606. case G2D_DST_BASE_ADDR:
  607. case G2D_DST_PLANE2_BASE_ADDR:
  608. case G2D_PAT_BASE_ADDR:
  609. case G2D_MSK_BASE_ADDR:
  610. if (!for_addr)
  611. goto err;
  612. if (node->obj_type[i] != BUF_TYPE_USERPTR)
  613. node->obj_type[i] = BUF_TYPE_GEM;
  614. break;
  615. default:
  616. if (for_addr)
  617. goto err;
  618. break;
  619. }
  620. }
  621. return 0;
  622. err:
  623. dev_err(dev, "Bad register offset: 0x%lx\n", cmdlist->data[index]);
  624. return -EINVAL;
  625. }
  626. /* ioctl functions */
  627. int exynos_g2d_get_ver_ioctl(struct drm_device *drm_dev, void *data,
  628. struct drm_file *file)
  629. {
  630. struct drm_exynos_g2d_get_ver *ver = data;
  631. ver->major = G2D_HW_MAJOR_VER;
  632. ver->minor = G2D_HW_MINOR_VER;
  633. return 0;
  634. }
  635. EXPORT_SYMBOL_GPL(exynos_g2d_get_ver_ioctl);
  636. int exynos_g2d_set_cmdlist_ioctl(struct drm_device *drm_dev, void *data,
  637. struct drm_file *file)
  638. {
  639. struct drm_exynos_file_private *file_priv = file->driver_priv;
  640. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  641. struct device *dev = g2d_priv->dev;
  642. struct g2d_data *g2d;
  643. struct drm_exynos_g2d_set_cmdlist *req = data;
  644. struct drm_exynos_g2d_cmd *cmd;
  645. struct drm_exynos_pending_g2d_event *e;
  646. struct g2d_cmdlist_node *node;
  647. struct g2d_cmdlist *cmdlist;
  648. unsigned long flags;
  649. int size;
  650. int ret;
  651. if (!dev)
  652. return -ENODEV;
  653. g2d = dev_get_drvdata(dev);
  654. if (!g2d)
  655. return -EFAULT;
  656. node = g2d_get_cmdlist(g2d);
  657. if (!node)
  658. return -ENOMEM;
  659. node->event = NULL;
  660. if (req->event_type != G2D_EVENT_NOT) {
  661. spin_lock_irqsave(&drm_dev->event_lock, flags);
  662. if (file->event_space < sizeof(e->event)) {
  663. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  664. ret = -ENOMEM;
  665. goto err;
  666. }
  667. file->event_space -= sizeof(e->event);
  668. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  669. e = kzalloc(sizeof(*node->event), GFP_KERNEL);
  670. if (!e) {
  671. dev_err(dev, "failed to allocate event\n");
  672. spin_lock_irqsave(&drm_dev->event_lock, flags);
  673. file->event_space += sizeof(e->event);
  674. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  675. ret = -ENOMEM;
  676. goto err;
  677. }
  678. e->event.base.type = DRM_EXYNOS_G2D_EVENT;
  679. e->event.base.length = sizeof(e->event);
  680. e->event.user_data = req->user_data;
  681. e->base.event = &e->event.base;
  682. e->base.file_priv = file;
  683. e->base.destroy = (void (*) (struct drm_pending_event *)) kfree;
  684. node->event = e;
  685. }
  686. cmdlist = node->cmdlist;
  687. cmdlist->last = 0;
  688. /*
  689. * If don't clear SFR registers, the cmdlist is affected by register
  690. * values of previous cmdlist. G2D hw executes SFR clear command and
  691. * a next command at the same time then the next command is ignored and
  692. * is executed rightly from next next command, so needs a dummy command
  693. * to next command of SFR clear command.
  694. */
  695. cmdlist->data[cmdlist->last++] = G2D_SOFT_RESET;
  696. cmdlist->data[cmdlist->last++] = G2D_SFRCLEAR;
  697. cmdlist->data[cmdlist->last++] = G2D_SRC_BASE_ADDR;
  698. cmdlist->data[cmdlist->last++] = 0;
  699. if (node->event) {
  700. cmdlist->data[cmdlist->last++] = G2D_DMA_HOLD_CMD;
  701. cmdlist->data[cmdlist->last++] = G2D_LIST_HOLD;
  702. }
  703. /* Check size of cmdlist: last 2 is about G2D_BITBLT_START */
  704. size = cmdlist->last + req->cmd_nr * 2 + req->cmd_buf_nr * 2 + 2;
  705. if (size > G2D_CMDLIST_DATA_NUM) {
  706. dev_err(dev, "cmdlist size is too big\n");
  707. ret = -EINVAL;
  708. goto err_free_event;
  709. }
  710. cmd = (struct drm_exynos_g2d_cmd *)(uint32_t)req->cmd;
  711. if (copy_from_user(cmdlist->data + cmdlist->last,
  712. (void __user *)cmd,
  713. sizeof(*cmd) * req->cmd_nr)) {
  714. ret = -EFAULT;
  715. goto err_free_event;
  716. }
  717. cmdlist->last += req->cmd_nr * 2;
  718. ret = g2d_check_reg_offset(dev, node, req->cmd_nr, false);
  719. if (ret < 0)
  720. goto err_free_event;
  721. node->map_nr = req->cmd_buf_nr;
  722. if (req->cmd_buf_nr) {
  723. struct drm_exynos_g2d_cmd *cmd_buf;
  724. cmd_buf = (struct drm_exynos_g2d_cmd *)(uint32_t)req->cmd_buf;
  725. if (copy_from_user(cmdlist->data + cmdlist->last,
  726. (void __user *)cmd_buf,
  727. sizeof(*cmd_buf) * req->cmd_buf_nr)) {
  728. ret = -EFAULT;
  729. goto err_free_event;
  730. }
  731. cmdlist->last += req->cmd_buf_nr * 2;
  732. ret = g2d_check_reg_offset(dev, node, req->cmd_buf_nr, true);
  733. if (ret < 0)
  734. goto err_free_event;
  735. ret = g2d_map_cmdlist_gem(g2d, node, drm_dev, file);
  736. if (ret < 0)
  737. goto err_unmap;
  738. }
  739. cmdlist->data[cmdlist->last++] = G2D_BITBLT_START;
  740. cmdlist->data[cmdlist->last++] = G2D_START_BITBLT;
  741. /* head */
  742. cmdlist->head = cmdlist->last / 2;
  743. /* tail */
  744. cmdlist->data[cmdlist->last] = 0;
  745. g2d_add_cmdlist_to_inuse(g2d_priv, node);
  746. return 0;
  747. err_unmap:
  748. g2d_unmap_cmdlist_gem(g2d, node, file);
  749. err_free_event:
  750. if (node->event) {
  751. spin_lock_irqsave(&drm_dev->event_lock, flags);
  752. file->event_space += sizeof(e->event);
  753. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  754. kfree(node->event);
  755. }
  756. err:
  757. g2d_put_cmdlist(g2d, node);
  758. return ret;
  759. }
  760. EXPORT_SYMBOL_GPL(exynos_g2d_set_cmdlist_ioctl);
  761. int exynos_g2d_exec_ioctl(struct drm_device *drm_dev, void *data,
  762. struct drm_file *file)
  763. {
  764. struct drm_exynos_file_private *file_priv = file->driver_priv;
  765. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  766. struct device *dev = g2d_priv->dev;
  767. struct g2d_data *g2d;
  768. struct drm_exynos_g2d_exec *req = data;
  769. struct g2d_runqueue_node *runqueue_node;
  770. struct list_head *run_cmdlist;
  771. struct list_head *event_list;
  772. if (!dev)
  773. return -ENODEV;
  774. g2d = dev_get_drvdata(dev);
  775. if (!g2d)
  776. return -EFAULT;
  777. runqueue_node = kmem_cache_alloc(g2d->runqueue_slab, GFP_KERNEL);
  778. if (!runqueue_node) {
  779. dev_err(dev, "failed to allocate memory\n");
  780. return -ENOMEM;
  781. }
  782. run_cmdlist = &runqueue_node->run_cmdlist;
  783. event_list = &runqueue_node->event_list;
  784. INIT_LIST_HEAD(run_cmdlist);
  785. INIT_LIST_HEAD(event_list);
  786. init_completion(&runqueue_node->complete);
  787. runqueue_node->async = req->async;
  788. list_splice_init(&g2d_priv->inuse_cmdlist, run_cmdlist);
  789. list_splice_init(&g2d_priv->event_list, event_list);
  790. if (list_empty(run_cmdlist)) {
  791. dev_err(dev, "there is no inuse cmdlist\n");
  792. kmem_cache_free(g2d->runqueue_slab, runqueue_node);
  793. return -EPERM;
  794. }
  795. mutex_lock(&g2d->runqueue_mutex);
  796. runqueue_node->pid = current->pid;
  797. runqueue_node->filp = file;
  798. list_add_tail(&runqueue_node->list, &g2d->runqueue);
  799. if (!g2d->runqueue_node)
  800. g2d_exec_runqueue(g2d);
  801. mutex_unlock(&g2d->runqueue_mutex);
  802. if (runqueue_node->async)
  803. goto out;
  804. wait_for_completion(&runqueue_node->complete);
  805. g2d_free_runqueue_node(g2d, runqueue_node);
  806. out:
  807. return 0;
  808. }
  809. EXPORT_SYMBOL_GPL(exynos_g2d_exec_ioctl);
  810. static int g2d_subdrv_probe(struct drm_device *drm_dev, struct device *dev)
  811. {
  812. struct g2d_data *g2d;
  813. int ret;
  814. g2d = dev_get_drvdata(dev);
  815. if (!g2d)
  816. return -EFAULT;
  817. /* allocate dma-aware cmdlist buffer. */
  818. ret = g2d_init_cmdlist(g2d);
  819. if (ret < 0) {
  820. dev_err(dev, "cmdlist init failed\n");
  821. return ret;
  822. }
  823. if (!is_drm_iommu_supported(drm_dev))
  824. return 0;
  825. ret = drm_iommu_attach_device(drm_dev, dev);
  826. if (ret < 0) {
  827. dev_err(dev, "failed to enable iommu.\n");
  828. g2d_fini_cmdlist(g2d);
  829. }
  830. return ret;
  831. }
  832. static void g2d_subdrv_remove(struct drm_device *drm_dev, struct device *dev)
  833. {
  834. if (!is_drm_iommu_supported(drm_dev))
  835. return;
  836. drm_iommu_detach_device(drm_dev, dev);
  837. }
  838. static int g2d_open(struct drm_device *drm_dev, struct device *dev,
  839. struct drm_file *file)
  840. {
  841. struct drm_exynos_file_private *file_priv = file->driver_priv;
  842. struct exynos_drm_g2d_private *g2d_priv;
  843. g2d_priv = kzalloc(sizeof(*g2d_priv), GFP_KERNEL);
  844. if (!g2d_priv) {
  845. dev_err(dev, "failed to allocate g2d private data\n");
  846. return -ENOMEM;
  847. }
  848. g2d_priv->dev = dev;
  849. file_priv->g2d_priv = g2d_priv;
  850. INIT_LIST_HEAD(&g2d_priv->inuse_cmdlist);
  851. INIT_LIST_HEAD(&g2d_priv->event_list);
  852. INIT_LIST_HEAD(&g2d_priv->userptr_list);
  853. return 0;
  854. }
  855. static void g2d_close(struct drm_device *drm_dev, struct device *dev,
  856. struct drm_file *file)
  857. {
  858. struct drm_exynos_file_private *file_priv = file->driver_priv;
  859. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  860. struct g2d_data *g2d;
  861. struct g2d_cmdlist_node *node, *n;
  862. if (!dev)
  863. return;
  864. g2d = dev_get_drvdata(dev);
  865. if (!g2d)
  866. return;
  867. mutex_lock(&g2d->cmdlist_mutex);
  868. list_for_each_entry_safe(node, n, &g2d_priv->inuse_cmdlist, list) {
  869. /*
  870. * unmap all gem objects not completed.
  871. *
  872. * P.S. if current process was terminated forcely then
  873. * there may be some commands in inuse_cmdlist so unmap
  874. * them.
  875. */
  876. g2d_unmap_cmdlist_gem(g2d, node, file);
  877. list_move_tail(&node->list, &g2d->free_cmdlist);
  878. }
  879. mutex_unlock(&g2d->cmdlist_mutex);
  880. /* release all g2d_userptr in pool. */
  881. g2d_userptr_free_all(drm_dev, g2d, file);
  882. kfree(file_priv->g2d_priv);
  883. }
  884. static int g2d_probe(struct platform_device *pdev)
  885. {
  886. struct device *dev = &pdev->dev;
  887. struct resource *res;
  888. struct g2d_data *g2d;
  889. struct exynos_drm_subdrv *subdrv;
  890. int ret;
  891. g2d = devm_kzalloc(&pdev->dev, sizeof(*g2d), GFP_KERNEL);
  892. if (!g2d) {
  893. dev_err(dev, "failed to allocate driver data\n");
  894. return -ENOMEM;
  895. }
  896. g2d->runqueue_slab = kmem_cache_create("g2d_runqueue_slab",
  897. sizeof(struct g2d_runqueue_node), 0, 0, NULL);
  898. if (!g2d->runqueue_slab)
  899. return -ENOMEM;
  900. g2d->dev = dev;
  901. g2d->g2d_workq = create_singlethread_workqueue("g2d");
  902. if (!g2d->g2d_workq) {
  903. dev_err(dev, "failed to create workqueue\n");
  904. ret = -EINVAL;
  905. goto err_destroy_slab;
  906. }
  907. INIT_WORK(&g2d->runqueue_work, g2d_runqueue_worker);
  908. INIT_LIST_HEAD(&g2d->free_cmdlist);
  909. INIT_LIST_HEAD(&g2d->runqueue);
  910. mutex_init(&g2d->cmdlist_mutex);
  911. mutex_init(&g2d->runqueue_mutex);
  912. g2d->gate_clk = devm_clk_get(dev, "fimg2d");
  913. if (IS_ERR(g2d->gate_clk)) {
  914. dev_err(dev, "failed to get gate clock\n");
  915. ret = PTR_ERR(g2d->gate_clk);
  916. goto err_destroy_workqueue;
  917. }
  918. pm_runtime_enable(dev);
  919. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  920. g2d->regs = devm_request_and_ioremap(&pdev->dev, res);
  921. if (!g2d->regs) {
  922. dev_err(dev, "failed to remap I/O memory\n");
  923. ret = -ENXIO;
  924. goto err_put_clk;
  925. }
  926. g2d->irq = platform_get_irq(pdev, 0);
  927. if (g2d->irq < 0) {
  928. dev_err(dev, "failed to get irq\n");
  929. ret = g2d->irq;
  930. goto err_put_clk;
  931. }
  932. ret = devm_request_irq(&pdev->dev, g2d->irq, g2d_irq_handler, 0,
  933. "drm_g2d", g2d);
  934. if (ret < 0) {
  935. dev_err(dev, "irq request failed\n");
  936. goto err_put_clk;
  937. }
  938. g2d->max_pool = MAX_POOL;
  939. platform_set_drvdata(pdev, g2d);
  940. subdrv = &g2d->subdrv;
  941. subdrv->dev = dev;
  942. subdrv->probe = g2d_subdrv_probe;
  943. subdrv->remove = g2d_subdrv_remove;
  944. subdrv->open = g2d_open;
  945. subdrv->close = g2d_close;
  946. ret = exynos_drm_subdrv_register(subdrv);
  947. if (ret < 0) {
  948. dev_err(dev, "failed to register drm g2d device\n");
  949. goto err_put_clk;
  950. }
  951. dev_info(dev, "The exynos g2d(ver %d.%d) successfully probed\n",
  952. G2D_HW_MAJOR_VER, G2D_HW_MINOR_VER);
  953. return 0;
  954. err_put_clk:
  955. pm_runtime_disable(dev);
  956. err_destroy_workqueue:
  957. destroy_workqueue(g2d->g2d_workq);
  958. err_destroy_slab:
  959. kmem_cache_destroy(g2d->runqueue_slab);
  960. return ret;
  961. }
  962. static int g2d_remove(struct platform_device *pdev)
  963. {
  964. struct g2d_data *g2d = platform_get_drvdata(pdev);
  965. cancel_work_sync(&g2d->runqueue_work);
  966. exynos_drm_subdrv_unregister(&g2d->subdrv);
  967. while (g2d->runqueue_node) {
  968. g2d_free_runqueue_node(g2d, g2d->runqueue_node);
  969. g2d->runqueue_node = g2d_get_runqueue_node(g2d);
  970. }
  971. pm_runtime_disable(&pdev->dev);
  972. g2d_fini_cmdlist(g2d);
  973. destroy_workqueue(g2d->g2d_workq);
  974. kmem_cache_destroy(g2d->runqueue_slab);
  975. return 0;
  976. }
  977. #ifdef CONFIG_PM_SLEEP
  978. static int g2d_suspend(struct device *dev)
  979. {
  980. struct g2d_data *g2d = dev_get_drvdata(dev);
  981. mutex_lock(&g2d->runqueue_mutex);
  982. g2d->suspended = true;
  983. mutex_unlock(&g2d->runqueue_mutex);
  984. while (g2d->runqueue_node)
  985. /* FIXME: good range? */
  986. usleep_range(500, 1000);
  987. flush_work(&g2d->runqueue_work);
  988. return 0;
  989. }
  990. static int g2d_resume(struct device *dev)
  991. {
  992. struct g2d_data *g2d = dev_get_drvdata(dev);
  993. g2d->suspended = false;
  994. g2d_exec_runqueue(g2d);
  995. return 0;
  996. }
  997. #endif
  998. static SIMPLE_DEV_PM_OPS(g2d_pm_ops, g2d_suspend, g2d_resume);
  999. struct platform_driver g2d_driver = {
  1000. .probe = g2d_probe,
  1001. .remove = g2d_remove,
  1002. .driver = {
  1003. .name = "s5p-g2d",
  1004. .owner = THIS_MODULE,
  1005. .pm = &g2d_pm_ops,
  1006. },
  1007. };