Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 82f0efbcd3
Branches Tags
linux-vybrid_pu...
/
drivers
/
dma
/
ioat
/
hw.h

hw.h 4.8 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213 
  1. /*
    2. 

  2.  * Copyright(c) 2004 - 2009 Intel Corporation. All rights reserved.
    3. 

  3.  *
    4. 

  4.  * This program is free software; you can redistribute it and/or modify it
    5. 

  5.  * under the terms of the GNU General Public License as published by the Free
    6. 

  6.  * Software Foundation; either version 2 of the License, or (at your option)
    7. 

  7.  * any later version.
    8. 

  8.  *
    9. 

  9.  * This program is distributed in the hope that it will be useful, but WITHOUT
    10. 

  10.  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
    11. 

  11.  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
    12. 

  12.  * more details.
    13. 

  13.  *
    14. 

  14.  * You should have received a copy of the GNU General Public License along with
    15. 

  15.  * this program; if not, write to the Free Software Foundation, Inc., 59
    16. 

  16.  * Temple Place - Suite 330, Boston, MA  02111-1307, USA.
    17. 

  17.  *
    18. 

  18.  * The full GNU General Public License is included in this distribution in the
    19. 

  19.  * file called COPYING.
    20. 

  20.  */
    21. 

  21. #ifndef _IOAT_HW_H_
    22. 

  22. #define _IOAT_HW_H_
    23. 

  23. 

  24. /* PCI Configuration Space Values */
    25. 

  25. #define IOAT_MMIO_BAR		0
    26. 

  26. 

  27. /* CB device ID's */
    28. 

  28. #define IOAT_PCI_DID_5000       0x1A38
    29. 

  29. #define IOAT_PCI_DID_CNB        0x360B
    30. 

  30. #define IOAT_PCI_DID_SCNB       0x65FF
    31. 

  31. #define IOAT_PCI_DID_SNB        0x402F
    32. 

  32. 

  33. #define IOAT_VER_1_2            0x12    /* Version 1.2 */
    34. 

  34. #define IOAT_VER_2_0            0x20    /* Version 2.0 */
    35. 

  35. #define IOAT_VER_3_0            0x30    /* Version 3.0 */
    36. 

  36. #define IOAT_VER_3_2            0x32    /* Version 3.2 */
    37. 

  37. 

  38. int system_has_dca_enabled(struct pci_dev *pdev);
    39. 

  39. 

  40. struct ioat_dma_descriptor {
    41. 

  41. 	uint32_t	size;
    42. 

  42. 	union {
    43. 

  43. 		uint32_t ctl;
    44. 

  44. 		struct {
    45. 

  45. 			unsigned int int_en:1;
    46. 

  46. 			unsigned int src_snoop_dis:1;
    47. 

  47. 			unsigned int dest_snoop_dis:1;
    48. 

  48. 			unsigned int compl_write:1;
    49. 

  49. 			unsigned int fence:1;
    50. 

  50. 			unsigned int null:1;
    51. 

  51. 			unsigned int src_brk:1;
    52. 

  52. 			unsigned int dest_brk:1;
    53. 

  53. 			unsigned int bundle:1;
    54. 

  54. 			unsigned int dest_dca:1;
    55. 

  55. 			unsigned int hint:1;
    56. 

  56. 			unsigned int rsvd2:13;
    57. 

  57. 			#define IOAT_OP_COPY 0x00
    58. 

  58. 			unsigned int op:8;
    59. 

  59. 		} ctl_f;
    60. 

  60. 	};
    61. 

  61. 	uint64_t	src_addr;
    62. 

  62. 	uint64_t	dst_addr;
    63. 

  63. 	uint64_t	next;
    64. 

  64. 	uint64_t	rsv1;
    65. 

  65. 	uint64_t	rsv2;
    66. 

  66. 	/* store some driver data in an unused portion of the descriptor */
    67. 

  67. 	union {
    68. 

  68. 		uint64_t	user1;
    69. 

  69. 		uint64_t	tx_cnt;
    70. 

  70. 	};
    71. 

  71. 	uint64_t	user2;
    72. 

  72. };
    73. 

  73. 

  74. struct ioat_fill_descriptor {
    75. 

  75. 	uint32_t	size;
    76. 

  76. 	union {
    77. 

  77. 		uint32_t ctl;
    78. 

  78. 		struct {
    79. 

  79. 			unsigned int int_en:1;
    80. 

  80. 			unsigned int rsvd:1;
    81. 

  81. 			unsigned int dest_snoop_dis:1;
    82. 

  82. 			unsigned int compl_write:1;
    83. 

  83. 			unsigned int fence:1;
    84. 

  84. 			unsigned int rsvd2:2;
    85. 

  85. 			unsigned int dest_brk:1;
    86. 

  86. 			unsigned int bundle:1;
    87. 

  87. 			unsigned int rsvd4:15;
    88. 

  88. 			#define IOAT_OP_FILL 0x01
    89. 

  89. 			unsigned int op:8;
    90. 

  90. 		} ctl_f;
    91. 

  91. 	};
    92. 

  92. 	uint64_t	src_data;
    93. 

  93. 	uint64_t	dst_addr;
    94. 

  94. 	uint64_t	next;
    95. 

  95. 	uint64_t	rsv1;
    96. 

  96. 	uint64_t	next_dst_addr;
    97. 

  97. 	uint64_t	user1;
    98. 

  98. 	uint64_t	user2;
    99. 

  99. };
    100. 

  100. 

  101. struct ioat_xor_descriptor {
    102. 

  102. 	uint32_t	size;
    103. 

  103. 	union {
    104. 

  104. 		uint32_t ctl;
    105. 

  105. 		struct {
    106. 

  106. 			unsigned int int_en:1;
    107. 

  107. 			unsigned int src_snoop_dis:1;
    108. 

  108. 			unsigned int dest_snoop_dis:1;
    109. 

  109. 			unsigned int compl_write:1;
    110. 

  110. 			unsigned int fence:1;
    111. 

  111. 			unsigned int src_cnt:3;
    112. 

  112. 			unsigned int bundle:1;
    113. 

  113. 			unsigned int dest_dca:1;
    114. 

  114. 			unsigned int hint:1;
    115. 

  115. 			unsigned int rsvd:13;
    116. 

  116. 			#define IOAT_OP_XOR 0x87
    117. 

  117. 			#define IOAT_OP_XOR_VAL 0x88
    118. 

  118. 			unsigned int op:8;
    119. 

  119. 		} ctl_f;
    120. 

  120. 	};
    121. 

  121. 	uint64_t	src_addr;
    122. 

  122. 	uint64_t	dst_addr;
    123. 

  123. 	uint64_t	next;
    124. 

  124. 	uint64_t	src_addr2;
    125. 

  125. 	uint64_t	src_addr3;
    126. 

  126. 	uint64_t	src_addr4;
    127. 

  127. 	uint64_t	src_addr5;
    128. 

  128. };
    129. 

  129. 

  130. struct ioat_xor_ext_descriptor {
    131. 

  131. 	uint64_t	src_addr6;
    132. 

  132. 	uint64_t	src_addr7;
    133. 

  133. 	uint64_t	src_addr8;
    134. 

  134. 	uint64_t	next;
    135. 

  135. 	uint64_t	rsvd[4];
    136. 

  136. };
    137. 

  137. 

  138. struct ioat_pq_descriptor {
    139. 

  139. 	uint32_t	size;
    140. 

  140. 	union {
    141. 

  141. 		uint32_t ctl;
    142. 

  142. 		struct {
    143. 

  143. 			unsigned int int_en:1;
    144. 

  144. 			unsigned int src_snoop_dis:1;
    145. 

  145. 			unsigned int dest_snoop_dis:1;
    146. 

  146. 			unsigned int compl_write:1;
    147. 

  147. 			unsigned int fence:1;
    148. 

  148. 			unsigned int src_cnt:3;
    149. 

  149. 			unsigned int bundle:1;
    150. 

  150. 			unsigned int dest_dca:1;
    151. 

  151. 			unsigned int hint:1;
    152. 

  152. 			unsigned int p_disable:1;
    153. 

  153. 			unsigned int q_disable:1;
    154. 

  154. 			unsigned int rsvd:11;
    155. 

  155. 			#define IOAT_OP_PQ 0x89
    156. 

  156. 			#define IOAT_OP_PQ_VAL 0x8a
    157. 

  157. 			unsigned int op:8;
    158. 

  158. 		} ctl_f;
    159. 

  159. 	};
    160. 

  160. 	uint64_t	src_addr;
    161. 

  161. 	uint64_t	p_addr;
    162. 

  162. 	uint64_t	next;
    163. 

  163. 	uint64_t	src_addr2;
    164. 

  164. 	uint64_t	src_addr3;
    165. 

  165. 	uint8_t		coef[8];
    166. 

  166. 	uint64_t	q_addr;
    167. 

  167. };
    168. 

  168. 

  169. struct ioat_pq_ext_descriptor {
    170. 

  170. 	uint64_t	src_addr4;
    171. 

  171. 	uint64_t	src_addr5;
    172. 

  172. 	uint64_t	src_addr6;
    173. 

  173. 	uint64_t	next;
    174. 

  174. 	uint64_t	src_addr7;
    175. 

  175. 	uint64_t	src_addr8;
    176. 

  176. 	uint64_t	rsvd[2];
    177. 

  177. };
    178. 

  178. 

  179. struct ioat_pq_update_descriptor {
    180. 

  180. 	uint32_t	size;
    181. 

  181. 	union {
    182. 

  182. 		uint32_t ctl;
    183. 

  183. 		struct {
    184. 

  184. 			unsigned int int_en:1;
    185. 

  185. 			unsigned int src_snoop_dis:1;
    186. 

  186. 			unsigned int dest_snoop_dis:1;
    187. 

  187. 			unsigned int compl_write:1;
    188. 

  188. 			unsigned int fence:1;
    189. 

  189. 			unsigned int src_cnt:3;
    190. 

  190. 			unsigned int bundle:1;
    191. 

  191. 			unsigned int dest_dca:1;
    192. 

  192. 			unsigned int hint:1;
    193. 

  193. 			unsigned int p_disable:1;
    194. 

  194. 			unsigned int q_disable:1;
    195. 

  195. 			unsigned int rsvd:3;
    196. 

  196. 			unsigned int coef:8;
    197. 

  197. 			#define IOAT_OP_PQ_UP 0x8b
    198. 

  198. 			unsigned int op:8;
    199. 

  199. 		} ctl_f;
    200. 

  200. 	};
    201. 

  201. 	uint64_t	src_addr;
    202. 

  202. 	uint64_t	p_addr;
    203. 

  203. 	uint64_t	next;
    204. 

  204. 	uint64_t	src_addr2;
    205. 

  205. 	uint64_t	p_src;
    206. 

  206. 	uint64_t	q_src;
    207. 

  207. 	uint64_t	q_addr;
    208. 

  208. };
    209. 

  209. 

  210. struct ioat_raw_descriptor {
    211. 

  211. 	uint64_t	field[8];
    212. 

  212. };
    213. 

  213. #endif
    214.