vt8500.c 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197
  1. /*
  2. * arch/arm/mach-vt8500/vt8500.c
  3. *
  4. * Copyright (C) 2012 Tony Prisk <linux@prisktech.co.nz>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  19. */
  20. #include <linux/io.h>
  21. #include <linux/pm.h>
  22. #include <asm/mach-types.h>
  23. #include <asm/mach/arch.h>
  24. #include <asm/mach/time.h>
  25. #include <asm/mach/map.h>
  26. #include <linux/of.h>
  27. #include <linux/of_address.h>
  28. #include <linux/of_irq.h>
  29. #include <linux/of_platform.h>
  30. #include "common.h"
  31. #define LEGACY_GPIO_BASE 0xD8110000
  32. #define LEGACY_PMC_BASE 0xD8130000
  33. /* Registers in GPIO Controller */
  34. #define VT8500_GPIO_MUX_REG 0x200
  35. /* Registers in Power Management Controller */
  36. #define VT8500_HCR_REG 0x12
  37. #define VT8500_PMSR_REG 0x60
  38. static void __iomem *pmc_base;
  39. void vt8500_restart(char mode, const char *cmd)
  40. {
  41. if (pmc_base)
  42. writel(1, pmc_base + VT8500_PMSR_REG);
  43. }
  44. static struct map_desc vt8500_io_desc[] __initdata = {
  45. /* SoC MMIO registers */
  46. [0] = {
  47. .virtual = 0xf8000000,
  48. .pfn = __phys_to_pfn(0xd8000000),
  49. .length = 0x00390000, /* max of all chip variants */
  50. .type = MT_DEVICE
  51. },
  52. };
  53. void __init vt8500_map_io(void)
  54. {
  55. iotable_init(vt8500_io_desc, ARRAY_SIZE(vt8500_io_desc));
  56. }
  57. static void vt8500_power_off(void)
  58. {
  59. local_irq_disable();
  60. writew(5, pmc_base + VT8500_HCR_REG);
  61. asm("mcr%? p15, 0, %0, c7, c0, 4" : : "r" (0));
  62. }
  63. void __init vt8500_init(void)
  64. {
  65. struct device_node *np;
  66. #if defined(CONFIG_FB_VT8500) || defined(CONFIG_FB_WM8505)
  67. struct device_node *fb;
  68. void __iomem *gpio_base;
  69. #endif
  70. #ifdef CONFIG_FB_VT8500
  71. fb = of_find_compatible_node(NULL, NULL, "via,vt8500-fb");
  72. if (fb) {
  73. np = of_find_compatible_node(NULL, NULL, "via,vt8500-gpio");
  74. if (np) {
  75. gpio_base = of_iomap(np, 0);
  76. if (!gpio_base)
  77. pr_err("%s: of_iomap(gpio_mux) failed\n",
  78. __func__);
  79. of_node_put(np);
  80. } else {
  81. gpio_base = ioremap(LEGACY_GPIO_BASE, 0x1000);
  82. if (!gpio_base)
  83. pr_err("%s: ioremap(legacy_gpio_mux) failed\n",
  84. __func__);
  85. }
  86. if (gpio_base) {
  87. writel(readl(gpio_base + VT8500_GPIO_MUX_REG) | 1,
  88. gpio_base + VT8500_GPIO_MUX_REG);
  89. iounmap(gpio_base);
  90. } else
  91. pr_err("%s: Could not remap GPIO mux\n", __func__);
  92. of_node_put(fb);
  93. }
  94. #endif
  95. #ifdef CONFIG_FB_WM8505
  96. fb = of_find_compatible_node(NULL, NULL, "wm,wm8505-fb");
  97. if (fb) {
  98. np = of_find_compatible_node(NULL, NULL, "wm,wm8505-gpio");
  99. if (!np)
  100. np = of_find_compatible_node(NULL, NULL,
  101. "wm,wm8650-gpio");
  102. if (np) {
  103. gpio_base = of_iomap(np, 0);
  104. if (!gpio_base)
  105. pr_err("%s: of_iomap(gpio_mux) failed\n",
  106. __func__);
  107. of_node_put(np);
  108. } else {
  109. gpio_base = ioremap(LEGACY_GPIO_BASE, 0x1000);
  110. if (!gpio_base)
  111. pr_err("%s: ioremap(legacy_gpio_mux) failed\n",
  112. __func__);
  113. }
  114. if (gpio_base) {
  115. writel(readl(gpio_base + VT8500_GPIO_MUX_REG) |
  116. 0x80000000, gpio_base + VT8500_GPIO_MUX_REG);
  117. iounmap(gpio_base);
  118. } else
  119. pr_err("%s: Could not remap GPIO mux\n", __func__);
  120. of_node_put(fb);
  121. }
  122. #endif
  123. np = of_find_compatible_node(NULL, NULL, "via,vt8500-pmc");
  124. if (np) {
  125. pmc_base = of_iomap(np, 0);
  126. if (!pmc_base)
  127. pr_err("%s:of_iomap(pmc) failed\n", __func__);
  128. of_node_put(np);
  129. } else {
  130. pmc_base = ioremap(LEGACY_PMC_BASE, 0x1000);
  131. if (!pmc_base)
  132. pr_err("%s:ioremap(power_off) failed\n", __func__);
  133. }
  134. if (pmc_base)
  135. pm_power_off = &vt8500_power_off;
  136. else
  137. pr_err("%s: PMC Hibernation register could not be remapped, not enabling power off!\n", __func__);
  138. vtwm_clk_init(pmc_base);
  139. of_platform_populate(NULL, of_default_bus_match_table, NULL, NULL);
  140. }
  141. static const struct of_device_id vt8500_irq_match[] __initconst = {
  142. { .compatible = "via,vt8500-intc", .data = vt8500_irq_init, },
  143. { /* sentinel */ },
  144. };
  145. static void __init vt8500_init_irq(void)
  146. {
  147. of_irq_init(vt8500_irq_match);
  148. };
  149. static struct sys_timer vt8500_timer = {
  150. .init = vt8500_timer_init,
  151. };
  152. static const char * const vt8500_dt_compat[] = {
  153. "via,vt8500",
  154. "wm,wm8650",
  155. "wm,wm8505",
  156. };
  157. DT_MACHINE_START(WMT_DT, "VIA/Wondermedia SoC (Device Tree Support)")
  158. .dt_compat = vt8500_dt_compat,
  159. .map_io = vt8500_map_io,
  160. .init_irq = vt8500_init_irq,
  161. .timer = &vt8500_timer,
  162. .init_machine = vt8500_init,
  163. .restart = vt8500_restart,
  164. .handle_irq = vt8500_handle_irq,
  165. MACHINE_END