smp-sh73a0.c 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146
  1. /*
  2. * SMP support for R-Mobile / SH-Mobile - sh73a0 portion
  3. *
  4. * Copyright (C) 2010 Magnus Damm
  5. * Copyright (C) 2010 Takashi Yoshii
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; version 2 of the License.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
  19. */
  20. #include <linux/kernel.h>
  21. #include <linux/init.h>
  22. #include <linux/smp.h>
  23. #include <linux/spinlock.h>
  24. #include <linux/io.h>
  25. #include <linux/delay.h>
  26. #include <mach/common.h>
  27. #include <asm/smp_plat.h>
  28. #include <mach/sh73a0.h>
  29. #include <asm/smp_scu.h>
  30. #include <asm/smp_twd.h>
  31. #include <asm/hardware/gic.h>
  32. #define WUPCR IOMEM(0xe6151010)
  33. #define SRESCR IOMEM(0xe6151018)
  34. #define PSTR IOMEM(0xe6151040)
  35. #define SBAR IOMEM(0xe6180020)
  36. #define APARMBAREA IOMEM(0xe6f10020)
  37. static void __iomem *scu_base_addr(void)
  38. {
  39. return (void __iomem *)0xf0000000;
  40. }
  41. static DEFINE_SPINLOCK(scu_lock);
  42. static unsigned long tmp;
  43. #ifdef CONFIG_HAVE_ARM_TWD
  44. static DEFINE_TWD_LOCAL_TIMER(twd_local_timer, 0xf0000600, 29);
  45. void __init sh73a0_register_twd(void)
  46. {
  47. twd_local_timer_register(&twd_local_timer);
  48. }
  49. #endif
  50. static void modify_scu_cpu_psr(unsigned long set, unsigned long clr)
  51. {
  52. void __iomem *scu_base = scu_base_addr();
  53. spin_lock(&scu_lock);
  54. tmp = __raw_readl(scu_base + 8);
  55. tmp &= ~clr;
  56. tmp |= set;
  57. spin_unlock(&scu_lock);
  58. /* disable cache coherency after releasing the lock */
  59. __raw_writel(tmp, scu_base + 8);
  60. }
  61. static unsigned int __init sh73a0_get_core_count(void)
  62. {
  63. void __iomem *scu_base = scu_base_addr();
  64. return scu_get_core_count(scu_base);
  65. }
  66. static void __cpuinit sh73a0_secondary_init(unsigned int cpu)
  67. {
  68. gic_secondary_init(0);
  69. }
  70. static int __cpuinit sh73a0_boot_secondary(unsigned int cpu, struct task_struct *idle)
  71. {
  72. cpu = cpu_logical_map(cpu);
  73. /* enable cache coherency */
  74. modify_scu_cpu_psr(0, 3 << (cpu * 8));
  75. if (((__raw_readl(PSTR) >> (4 * cpu)) & 3) == 3)
  76. __raw_writel(1 << cpu, WUPCR); /* wake up */
  77. else
  78. __raw_writel(1 << cpu, SRESCR); /* reset */
  79. return 0;
  80. }
  81. static void __init sh73a0_smp_prepare_cpus(unsigned int max_cpus)
  82. {
  83. int cpu = cpu_logical_map(0);
  84. scu_enable(scu_base_addr());
  85. /* Map the reset vector (in headsmp.S) */
  86. __raw_writel(0, APARMBAREA); /* 4k */
  87. __raw_writel(__pa(shmobile_secondary_vector), SBAR);
  88. /* enable cache coherency on CPU0 */
  89. modify_scu_cpu_psr(0, 3 << (cpu * 8));
  90. }
  91. static void __init sh73a0_smp_init_cpus(void)
  92. {
  93. unsigned int ncores = sh73a0_get_core_count();
  94. shmobile_smp_init_cpus(ncores);
  95. }
  96. static int __maybe_unused sh73a0_cpu_kill(unsigned int cpu)
  97. {
  98. int k;
  99. /* this function is running on another CPU than the offline target,
  100. * here we need wait for shutdown code in platform_cpu_die() to
  101. * finish before asking SoC-specific code to power off the CPU core.
  102. */
  103. for (k = 0; k < 1000; k++) {
  104. if (shmobile_cpu_is_dead(cpu))
  105. return 1;
  106. mdelay(1);
  107. }
  108. return 0;
  109. }
  110. struct smp_operations sh73a0_smp_ops __initdata = {
  111. .smp_init_cpus = sh73a0_smp_init_cpus,
  112. .smp_prepare_cpus = sh73a0_smp_prepare_cpus,
  113. .smp_secondary_init = sh73a0_secondary_init,
  114. .smp_boot_secondary = sh73a0_boot_secondary,
  115. #ifdef CONFIG_HOTPLUG_CPU
  116. .cpu_kill = sh73a0_cpu_kill,
  117. .cpu_die = shmobile_cpu_die,
  118. .cpu_disable = shmobile_cpu_disable,
  119. #endif
  120. };