mach-crag6410.c 21 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876
  1. /* linux/arch/arm/mach-s3c64xx/mach-crag6410.c
  2. *
  3. * Copyright 2011 Wolfson Microelectronics plc
  4. * Mark Brown <broonie@opensource.wolfsonmicro.com>
  5. *
  6. * Copyright 2011 Simtec Electronics
  7. * Ben Dooks <ben@simtec.co.uk>
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. */
  13. #include <linux/kernel.h>
  14. #include <linux/list.h>
  15. #include <linux/serial_core.h>
  16. #include <linux/platform_device.h>
  17. #include <linux/fb.h>
  18. #include <linux/io.h>
  19. #include <linux/init.h>
  20. #include <linux/gpio.h>
  21. #include <linux/leds.h>
  22. #include <linux/delay.h>
  23. #include <linux/mmc/host.h>
  24. #include <linux/regulator/machine.h>
  25. #include <linux/regulator/fixed.h>
  26. #include <linux/pwm_backlight.h>
  27. #include <linux/dm9000.h>
  28. #include <linux/gpio_keys.h>
  29. #include <linux/basic_mmio_gpio.h>
  30. #include <linux/spi/spi.h>
  31. #include <linux/i2c/pca953x.h>
  32. #include <linux/platform_data/s3c-hsotg.h>
  33. #include <video/platform_lcd.h>
  34. #include <linux/mfd/wm831x/core.h>
  35. #include <linux/mfd/wm831x/pdata.h>
  36. #include <linux/mfd/wm831x/irq.h>
  37. #include <linux/mfd/wm831x/gpio.h>
  38. #include <sound/wm1250-ev1.h>
  39. #include <asm/hardware/vic.h>
  40. #include <asm/mach/arch.h>
  41. #include <asm/mach-types.h>
  42. #include <video/samsung_fimd.h>
  43. #include <mach/hardware.h>
  44. #include <mach/map.h>
  45. #include <mach/regs-sys.h>
  46. #include <mach/regs-gpio.h>
  47. #include <mach/regs-modem.h>
  48. #include <mach/crag6410.h>
  49. #include <mach/regs-gpio-memport.h>
  50. #include <plat/regs-serial.h>
  51. #include <plat/fb.h>
  52. #include <plat/sdhci.h>
  53. #include <plat/gpio-cfg.h>
  54. #include <linux/platform_data/spi-s3c64xx.h>
  55. #include <plat/keypad.h>
  56. #include <plat/clock.h>
  57. #include <plat/devs.h>
  58. #include <plat/cpu.h>
  59. #include <plat/adc.h>
  60. #include <linux/platform_data/i2c-s3c2410.h>
  61. #include <plat/pm.h>
  62. #include "common.h"
  63. /* serial port setup */
  64. #define UCON (S3C2410_UCON_DEFAULT | S3C2410_UCON_UCLK)
  65. #define ULCON (S3C2410_LCON_CS8 | S3C2410_LCON_PNONE | S3C2410_LCON_STOPB)
  66. #define UFCON (S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE)
  67. static struct s3c2410_uartcfg crag6410_uartcfgs[] __initdata = {
  68. [0] = {
  69. .hwport = 0,
  70. .flags = 0,
  71. .ucon = UCON,
  72. .ulcon = ULCON,
  73. .ufcon = UFCON,
  74. },
  75. [1] = {
  76. .hwport = 1,
  77. .flags = 0,
  78. .ucon = UCON,
  79. .ulcon = ULCON,
  80. .ufcon = UFCON,
  81. },
  82. [2] = {
  83. .hwport = 2,
  84. .flags = 0,
  85. .ucon = UCON,
  86. .ulcon = ULCON,
  87. .ufcon = UFCON,
  88. },
  89. [3] = {
  90. .hwport = 3,
  91. .flags = 0,
  92. .ucon = UCON,
  93. .ulcon = ULCON,
  94. .ufcon = UFCON,
  95. },
  96. };
  97. static struct platform_pwm_backlight_data crag6410_backlight_data = {
  98. .pwm_id = 0,
  99. .max_brightness = 1000,
  100. .dft_brightness = 600,
  101. .pwm_period_ns = 100000, /* about 1kHz */
  102. };
  103. static struct platform_device crag6410_backlight_device = {
  104. .name = "pwm-backlight",
  105. .id = -1,
  106. .dev = {
  107. .parent = &s3c_device_timer[0].dev,
  108. .platform_data = &crag6410_backlight_data,
  109. },
  110. };
  111. static void crag6410_lcd_power_set(struct plat_lcd_data *pd, unsigned int power)
  112. {
  113. pr_debug("%s: setting power %d\n", __func__, power);
  114. if (power) {
  115. gpio_set_value(S3C64XX_GPB(0), 1);
  116. msleep(1);
  117. s3c_gpio_cfgpin(S3C64XX_GPF(14), S3C_GPIO_SFN(2));
  118. } else {
  119. gpio_direction_output(S3C64XX_GPF(14), 0);
  120. gpio_set_value(S3C64XX_GPB(0), 0);
  121. }
  122. }
  123. static struct platform_device crag6410_lcd_powerdev = {
  124. .name = "platform-lcd",
  125. .id = -1,
  126. .dev.parent = &s3c_device_fb.dev,
  127. .dev.platform_data = &(struct plat_lcd_data) {
  128. .set_power = crag6410_lcd_power_set,
  129. },
  130. };
  131. /* 640x480 URT */
  132. static struct s3c_fb_pd_win crag6410_fb_win0 = {
  133. .max_bpp = 32,
  134. .default_bpp = 16,
  135. .xres = 640,
  136. .yres = 480,
  137. .virtual_y = 480 * 2,
  138. .virtual_x = 640,
  139. };
  140. static struct fb_videomode crag6410_lcd_timing = {
  141. .left_margin = 150,
  142. .right_margin = 80,
  143. .upper_margin = 40,
  144. .lower_margin = 5,
  145. .hsync_len = 40,
  146. .vsync_len = 5,
  147. .xres = 640,
  148. .yres = 480,
  149. };
  150. /* 405566 clocks per frame => 60Hz refresh requires 24333960Hz clock */
  151. static struct s3c_fb_platdata crag6410_lcd_pdata = {
  152. .setup_gpio = s3c64xx_fb_gpio_setup_24bpp,
  153. .vtiming = &crag6410_lcd_timing,
  154. .win[0] = &crag6410_fb_win0,
  155. .vidcon0 = VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB,
  156. .vidcon1 = VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC,
  157. };
  158. /* 2x6 keypad */
  159. static uint32_t crag6410_keymap[] = {
  160. /* KEY(row, col, keycode) */
  161. KEY(0, 0, KEY_VOLUMEUP),
  162. KEY(0, 1, KEY_HOME),
  163. KEY(0, 2, KEY_VOLUMEDOWN),
  164. KEY(0, 3, KEY_HELP),
  165. KEY(0, 4, KEY_MENU),
  166. KEY(0, 5, KEY_MEDIA),
  167. KEY(1, 0, 232),
  168. KEY(1, 1, KEY_DOWN),
  169. KEY(1, 2, KEY_LEFT),
  170. KEY(1, 3, KEY_UP),
  171. KEY(1, 4, KEY_RIGHT),
  172. KEY(1, 5, KEY_CAMERA),
  173. };
  174. static struct matrix_keymap_data crag6410_keymap_data = {
  175. .keymap = crag6410_keymap,
  176. .keymap_size = ARRAY_SIZE(crag6410_keymap),
  177. };
  178. static struct samsung_keypad_platdata crag6410_keypad_data = {
  179. .keymap_data = &crag6410_keymap_data,
  180. .rows = 2,
  181. .cols = 6,
  182. };
  183. static struct gpio_keys_button crag6410_gpio_keys[] = {
  184. [0] = {
  185. .code = KEY_SUSPEND,
  186. .gpio = S3C64XX_GPL(10), /* EINT 18 */
  187. .type = EV_KEY,
  188. .wakeup = 1,
  189. .active_low = 1,
  190. },
  191. [1] = {
  192. .code = SW_FRONT_PROXIMITY,
  193. .gpio = S3C64XX_GPN(11), /* EINT 11 */
  194. .type = EV_SW,
  195. },
  196. };
  197. static struct gpio_keys_platform_data crag6410_gpio_keydata = {
  198. .buttons = crag6410_gpio_keys,
  199. .nbuttons = ARRAY_SIZE(crag6410_gpio_keys),
  200. };
  201. static struct platform_device crag6410_gpio_keydev = {
  202. .name = "gpio-keys",
  203. .id = 0,
  204. .dev.platform_data = &crag6410_gpio_keydata,
  205. };
  206. static struct resource crag6410_dm9k_resource[] = {
  207. [0] = DEFINE_RES_MEM(S3C64XX_PA_XM0CSN5, 2),
  208. [1] = DEFINE_RES_MEM(S3C64XX_PA_XM0CSN5 + (1 << 8), 2),
  209. [2] = DEFINE_RES_NAMED(S3C_EINT(17), 1, NULL, IORESOURCE_IRQ \
  210. | IORESOURCE_IRQ_HIGHLEVEL),
  211. };
  212. static struct dm9000_plat_data mini6410_dm9k_pdata = {
  213. .flags = DM9000_PLATF_16BITONLY,
  214. };
  215. static struct platform_device crag6410_dm9k_device = {
  216. .name = "dm9000",
  217. .id = -1,
  218. .num_resources = ARRAY_SIZE(crag6410_dm9k_resource),
  219. .resource = crag6410_dm9k_resource,
  220. .dev.platform_data = &mini6410_dm9k_pdata,
  221. };
  222. static struct resource crag6410_mmgpio_resource[] = {
  223. [0] = DEFINE_RES_MEM_NAMED(S3C64XX_PA_XM0CSN4, 1, "dat"),
  224. };
  225. static struct platform_device crag6410_mmgpio = {
  226. .name = "basic-mmio-gpio",
  227. .id = -1,
  228. .resource = crag6410_mmgpio_resource,
  229. .num_resources = ARRAY_SIZE(crag6410_mmgpio_resource),
  230. .dev.platform_data = &(struct bgpio_pdata) {
  231. .base = MMGPIO_GPIO_BASE,
  232. },
  233. };
  234. static struct platform_device speyside_device = {
  235. .name = "speyside",
  236. .id = -1,
  237. };
  238. static struct platform_device lowland_device = {
  239. .name = "lowland",
  240. .id = -1,
  241. };
  242. static struct platform_device tobermory_device = {
  243. .name = "tobermory",
  244. .id = -1,
  245. };
  246. static struct platform_device littlemill_device = {
  247. .name = "littlemill",
  248. .id = -1,
  249. };
  250. static struct platform_device bells_wm2200_device = {
  251. .name = "bells",
  252. .id = 0,
  253. };
  254. static struct platform_device bells_wm5102_device = {
  255. .name = "bells",
  256. .id = 1,
  257. };
  258. static struct platform_device bells_wm5110_device = {
  259. .name = "bells",
  260. .id = 2,
  261. };
  262. static struct regulator_consumer_supply wallvdd_consumers[] = {
  263. REGULATOR_SUPPLY("SPKVDD", "1-001a"),
  264. REGULATOR_SUPPLY("SPKVDD1", "1-001a"),
  265. REGULATOR_SUPPLY("SPKVDD2", "1-001a"),
  266. REGULATOR_SUPPLY("SPKVDDL", "1-001a"),
  267. REGULATOR_SUPPLY("SPKVDDR", "1-001a"),
  268. REGULATOR_SUPPLY("SPKVDDL", "spi0.1"),
  269. REGULATOR_SUPPLY("SPKVDDR", "spi0.1"),
  270. REGULATOR_SUPPLY("SPKVDDL", "wm5102-codec"),
  271. REGULATOR_SUPPLY("SPKVDDR", "wm5102-codec"),
  272. REGULATOR_SUPPLY("SPKVDDL", "wm5110-codec"),
  273. REGULATOR_SUPPLY("SPKVDDR", "wm5110-codec"),
  274. REGULATOR_SUPPLY("DC1VDD", "0-0034"),
  275. REGULATOR_SUPPLY("DC2VDD", "0-0034"),
  276. REGULATOR_SUPPLY("DC3VDD", "0-0034"),
  277. REGULATOR_SUPPLY("LDO1VDD", "0-0034"),
  278. REGULATOR_SUPPLY("LDO2VDD", "0-0034"),
  279. REGULATOR_SUPPLY("LDO4VDD", "0-0034"),
  280. REGULATOR_SUPPLY("LDO5VDD", "0-0034"),
  281. REGULATOR_SUPPLY("LDO6VDD", "0-0034"),
  282. REGULATOR_SUPPLY("LDO7VDD", "0-0034"),
  283. REGULATOR_SUPPLY("LDO8VDD", "0-0034"),
  284. REGULATOR_SUPPLY("LDO9VDD", "0-0034"),
  285. REGULATOR_SUPPLY("LDO10VDD", "0-0034"),
  286. REGULATOR_SUPPLY("LDO11VDD", "0-0034"),
  287. REGULATOR_SUPPLY("DC1VDD", "1-0034"),
  288. REGULATOR_SUPPLY("DC2VDD", "1-0034"),
  289. REGULATOR_SUPPLY("DC3VDD", "1-0034"),
  290. REGULATOR_SUPPLY("LDO1VDD", "1-0034"),
  291. REGULATOR_SUPPLY("LDO2VDD", "1-0034"),
  292. REGULATOR_SUPPLY("LDO4VDD", "1-0034"),
  293. REGULATOR_SUPPLY("LDO5VDD", "1-0034"),
  294. REGULATOR_SUPPLY("LDO6VDD", "1-0034"),
  295. REGULATOR_SUPPLY("LDO7VDD", "1-0034"),
  296. REGULATOR_SUPPLY("LDO8VDD", "1-0034"),
  297. REGULATOR_SUPPLY("LDO9VDD", "1-0034"),
  298. REGULATOR_SUPPLY("LDO10VDD", "1-0034"),
  299. REGULATOR_SUPPLY("LDO11VDD", "1-0034"),
  300. };
  301. static struct regulator_init_data wallvdd_data = {
  302. .constraints = {
  303. .always_on = 1,
  304. },
  305. .num_consumer_supplies = ARRAY_SIZE(wallvdd_consumers),
  306. .consumer_supplies = wallvdd_consumers,
  307. };
  308. static struct fixed_voltage_config wallvdd_pdata = {
  309. .supply_name = "WALLVDD",
  310. .microvolts = 5000000,
  311. .init_data = &wallvdd_data,
  312. .gpio = -EINVAL,
  313. };
  314. static struct platform_device wallvdd_device = {
  315. .name = "reg-fixed-voltage",
  316. .id = -1,
  317. .dev = {
  318. .platform_data = &wallvdd_pdata,
  319. },
  320. };
  321. static struct platform_device *crag6410_devices[] __initdata = {
  322. &s3c_device_hsmmc0,
  323. &s3c_device_hsmmc2,
  324. &s3c_device_i2c0,
  325. &s3c_device_i2c1,
  326. &s3c_device_fb,
  327. &s3c_device_ohci,
  328. &s3c_device_usb_hsotg,
  329. &s3c_device_timer[0],
  330. &s3c64xx_device_iis0,
  331. &s3c64xx_device_iis1,
  332. &samsung_device_keypad,
  333. &crag6410_gpio_keydev,
  334. &crag6410_dm9k_device,
  335. &s3c64xx_device_spi0,
  336. &crag6410_mmgpio,
  337. &crag6410_lcd_powerdev,
  338. &crag6410_backlight_device,
  339. &speyside_device,
  340. &tobermory_device,
  341. &littlemill_device,
  342. &lowland_device,
  343. &bells_wm2200_device,
  344. &bells_wm5102_device,
  345. &bells_wm5110_device,
  346. &wallvdd_device,
  347. };
  348. static struct pca953x_platform_data crag6410_pca_data = {
  349. .gpio_base = PCA935X_GPIO_BASE,
  350. .irq_base = -1,
  351. };
  352. /* VDDARM is controlled by DVS1 connected to GPK(0) */
  353. static struct wm831x_buckv_pdata vddarm_pdata = {
  354. .dvs_control_src = 1,
  355. .dvs_gpio = S3C64XX_GPK(0),
  356. };
  357. static struct regulator_consumer_supply vddarm_consumers[] = {
  358. REGULATOR_SUPPLY("vddarm", NULL),
  359. };
  360. static struct regulator_init_data vddarm = {
  361. .constraints = {
  362. .name = "VDDARM",
  363. .min_uV = 1000000,
  364. .max_uV = 1300000,
  365. .always_on = 1,
  366. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  367. },
  368. .num_consumer_supplies = ARRAY_SIZE(vddarm_consumers),
  369. .consumer_supplies = vddarm_consumers,
  370. .supply_regulator = "WALLVDD",
  371. .driver_data = &vddarm_pdata,
  372. };
  373. static struct regulator_consumer_supply vddint_consumers[] = {
  374. REGULATOR_SUPPLY("vddint", NULL),
  375. };
  376. static struct regulator_init_data vddint = {
  377. .constraints = {
  378. .name = "VDDINT",
  379. .min_uV = 1000000,
  380. .max_uV = 1200000,
  381. .always_on = 1,
  382. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
  383. },
  384. .num_consumer_supplies = ARRAY_SIZE(vddint_consumers),
  385. .consumer_supplies = vddint_consumers,
  386. .supply_regulator = "WALLVDD",
  387. };
  388. static struct regulator_init_data vddmem = {
  389. .constraints = {
  390. .name = "VDDMEM",
  391. .always_on = 1,
  392. },
  393. };
  394. static struct regulator_init_data vddsys = {
  395. .constraints = {
  396. .name = "VDDSYS,VDDEXT,VDDPCM,VDDSS",
  397. .always_on = 1,
  398. },
  399. };
  400. static struct regulator_consumer_supply vddmmc_consumers[] = {
  401. REGULATOR_SUPPLY("vmmc", "s3c-sdhci.0"),
  402. REGULATOR_SUPPLY("vmmc", "s3c-sdhci.1"),
  403. REGULATOR_SUPPLY("vmmc", "s3c-sdhci.2"),
  404. };
  405. static struct regulator_init_data vddmmc = {
  406. .constraints = {
  407. .name = "VDDMMC,UH",
  408. .always_on = 1,
  409. },
  410. .num_consumer_supplies = ARRAY_SIZE(vddmmc_consumers),
  411. .consumer_supplies = vddmmc_consumers,
  412. .supply_regulator = "WALLVDD",
  413. };
  414. static struct regulator_init_data vddotgi = {
  415. .constraints = {
  416. .name = "VDDOTGi",
  417. .always_on = 1,
  418. },
  419. .supply_regulator = "WALLVDD",
  420. };
  421. static struct regulator_init_data vddotg = {
  422. .constraints = {
  423. .name = "VDDOTG",
  424. .always_on = 1,
  425. },
  426. .supply_regulator = "WALLVDD",
  427. };
  428. static struct regulator_init_data vddhi = {
  429. .constraints = {
  430. .name = "VDDHI",
  431. .always_on = 1,
  432. },
  433. .supply_regulator = "WALLVDD",
  434. };
  435. static struct regulator_init_data vddadc = {
  436. .constraints = {
  437. .name = "VDDADC,VDDDAC",
  438. .always_on = 1,
  439. },
  440. .supply_regulator = "WALLVDD",
  441. };
  442. static struct regulator_init_data vddmem0 = {
  443. .constraints = {
  444. .name = "VDDMEM0",
  445. .always_on = 1,
  446. },
  447. .supply_regulator = "WALLVDD",
  448. };
  449. static struct regulator_init_data vddpll = {
  450. .constraints = {
  451. .name = "VDDPLL",
  452. .always_on = 1,
  453. },
  454. .supply_regulator = "WALLVDD",
  455. };
  456. static struct regulator_init_data vddlcd = {
  457. .constraints = {
  458. .name = "VDDLCD",
  459. .always_on = 1,
  460. },
  461. .supply_regulator = "WALLVDD",
  462. };
  463. static struct regulator_init_data vddalive = {
  464. .constraints = {
  465. .name = "VDDALIVE",
  466. .always_on = 1,
  467. },
  468. .supply_regulator = "WALLVDD",
  469. };
  470. static struct wm831x_backup_pdata banff_backup_pdata = {
  471. .charger_enable = 1,
  472. .vlim = 2500, /* mV */
  473. .ilim = 200, /* uA */
  474. };
  475. static struct wm831x_status_pdata banff_red_led = {
  476. .name = "banff:red:",
  477. .default_src = WM831X_STATUS_MANUAL,
  478. };
  479. static struct wm831x_status_pdata banff_green_led = {
  480. .name = "banff:green:",
  481. .default_src = WM831X_STATUS_MANUAL,
  482. };
  483. static struct wm831x_touch_pdata touch_pdata = {
  484. .data_irq = S3C_EINT(26),
  485. .pd_irq = S3C_EINT(27),
  486. };
  487. static struct wm831x_pdata crag_pmic_pdata = {
  488. .wm831x_num = 1,
  489. .gpio_base = BANFF_PMIC_GPIO_BASE,
  490. .soft_shutdown = true,
  491. .backup = &banff_backup_pdata,
  492. .gpio_defaults = {
  493. /* GPIO5: DVS1_REQ - CMOS, DBVDD, active high */
  494. [4] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA | 0x8,
  495. /* GPIO11: Touchscreen data - CMOS, DBVDD, active high*/
  496. [10] = WM831X_GPN_POL | WM831X_GPN_ENA | 0x6,
  497. /* GPIO12: Touchscreen pen down - CMOS, DBVDD, active high*/
  498. [11] = WM831X_GPN_POL | WM831X_GPN_ENA | 0x7,
  499. },
  500. .dcdc = {
  501. &vddarm, /* DCDC1 */
  502. &vddint, /* DCDC2 */
  503. &vddmem, /* DCDC3 */
  504. },
  505. .ldo = {
  506. &vddsys, /* LDO1 */
  507. &vddmmc, /* LDO2 */
  508. NULL, /* LDO3 */
  509. &vddotgi, /* LDO4 */
  510. &vddotg, /* LDO5 */
  511. &vddhi, /* LDO6 */
  512. &vddadc, /* LDO7 */
  513. &vddmem0, /* LDO8 */
  514. &vddpll, /* LDO9 */
  515. &vddlcd, /* LDO10 */
  516. &vddalive, /* LDO11 */
  517. },
  518. .status = {
  519. &banff_green_led,
  520. &banff_red_led,
  521. },
  522. .touch = &touch_pdata,
  523. };
  524. static struct i2c_board_info i2c_devs0[] = {
  525. { I2C_BOARD_INFO("24c08", 0x50), },
  526. { I2C_BOARD_INFO("tca6408", 0x20),
  527. .platform_data = &crag6410_pca_data,
  528. },
  529. { I2C_BOARD_INFO("wm8312", 0x34),
  530. .platform_data = &crag_pmic_pdata,
  531. .irq = S3C_EINT(23),
  532. },
  533. };
  534. static struct s3c2410_platform_i2c i2c0_pdata = {
  535. .frequency = 400000,
  536. };
  537. static struct regulator_consumer_supply pvdd_1v2_consumers[] = {
  538. REGULATOR_SUPPLY("DCVDD", "spi0.0"),
  539. REGULATOR_SUPPLY("AVDD", "spi0.0"),
  540. REGULATOR_SUPPLY("AVDD", "spi0.1"),
  541. };
  542. static struct regulator_init_data pvdd_1v2 = {
  543. .constraints = {
  544. .name = "PVDD_1V2",
  545. .valid_ops_mask = REGULATOR_CHANGE_STATUS,
  546. },
  547. .consumer_supplies = pvdd_1v2_consumers,
  548. .num_consumer_supplies = ARRAY_SIZE(pvdd_1v2_consumers),
  549. };
  550. static struct regulator_consumer_supply pvdd_1v8_consumers[] = {
  551. REGULATOR_SUPPLY("LDOVDD", "1-001a"),
  552. REGULATOR_SUPPLY("PLLVDD", "1-001a"),
  553. REGULATOR_SUPPLY("DBVDD", "1-001a"),
  554. REGULATOR_SUPPLY("DBVDD1", "1-001a"),
  555. REGULATOR_SUPPLY("DBVDD2", "1-001a"),
  556. REGULATOR_SUPPLY("DBVDD3", "1-001a"),
  557. REGULATOR_SUPPLY("CPVDD", "1-001a"),
  558. REGULATOR_SUPPLY("AVDD2", "1-001a"),
  559. REGULATOR_SUPPLY("DCVDD", "1-001a"),
  560. REGULATOR_SUPPLY("AVDD", "1-001a"),
  561. REGULATOR_SUPPLY("DBVDD", "spi0.0"),
  562. REGULATOR_SUPPLY("DBVDD", "1-003a"),
  563. REGULATOR_SUPPLY("LDOVDD", "1-003a"),
  564. REGULATOR_SUPPLY("CPVDD", "1-003a"),
  565. REGULATOR_SUPPLY("AVDD", "1-003a"),
  566. REGULATOR_SUPPLY("DBVDD1", "spi0.1"),
  567. REGULATOR_SUPPLY("DBVDD2", "spi0.1"),
  568. REGULATOR_SUPPLY("DBVDD3", "spi0.1"),
  569. REGULATOR_SUPPLY("LDOVDD", "spi0.1"),
  570. REGULATOR_SUPPLY("CPVDD", "spi0.1"),
  571. REGULATOR_SUPPLY("DBVDD2", "wm5102-codec"),
  572. REGULATOR_SUPPLY("DBVDD3", "wm5102-codec"),
  573. REGULATOR_SUPPLY("CPVDD", "wm5102-codec"),
  574. REGULATOR_SUPPLY("DBVDD2", "wm5110-codec"),
  575. REGULATOR_SUPPLY("DBVDD3", "wm5110-codec"),
  576. REGULATOR_SUPPLY("CPVDD", "wm5110-codec"),
  577. };
  578. static struct regulator_init_data pvdd_1v8 = {
  579. .constraints = {
  580. .name = "PVDD_1V8",
  581. .always_on = 1,
  582. },
  583. .consumer_supplies = pvdd_1v8_consumers,
  584. .num_consumer_supplies = ARRAY_SIZE(pvdd_1v8_consumers),
  585. };
  586. static struct regulator_consumer_supply pvdd_3v3_consumers[] = {
  587. REGULATOR_SUPPLY("MICVDD", "1-001a"),
  588. REGULATOR_SUPPLY("AVDD1", "1-001a"),
  589. };
  590. static struct regulator_init_data pvdd_3v3 = {
  591. .constraints = {
  592. .name = "PVDD_3V3",
  593. .always_on = 1,
  594. },
  595. .consumer_supplies = pvdd_3v3_consumers,
  596. .num_consumer_supplies = ARRAY_SIZE(pvdd_3v3_consumers),
  597. };
  598. static struct wm831x_pdata glenfarclas_pmic_pdata = {
  599. .wm831x_num = 2,
  600. .irq_base = GLENFARCLAS_PMIC_IRQ_BASE,
  601. .gpio_base = GLENFARCLAS_PMIC_GPIO_BASE,
  602. .soft_shutdown = true,
  603. .gpio_defaults = {
  604. /* GPIO1-3: IRQ inputs, rising edge triggered, CMOS */
  605. [0] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA,
  606. [1] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA,
  607. [2] = WM831X_GPN_DIR | WM831X_GPN_POL | WM831X_GPN_ENA,
  608. },
  609. .dcdc = {
  610. &pvdd_1v2, /* DCDC1 */
  611. &pvdd_1v8, /* DCDC2 */
  612. &pvdd_3v3, /* DCDC3 */
  613. },
  614. .disable_touch = true,
  615. };
  616. static struct wm1250_ev1_pdata wm1250_ev1_pdata = {
  617. .gpios = {
  618. [WM1250_EV1_GPIO_CLK_ENA] = S3C64XX_GPN(12),
  619. [WM1250_EV1_GPIO_CLK_SEL0] = S3C64XX_GPL(12),
  620. [WM1250_EV1_GPIO_CLK_SEL1] = S3C64XX_GPL(13),
  621. [WM1250_EV1_GPIO_OSR] = S3C64XX_GPL(14),
  622. [WM1250_EV1_GPIO_MASTER] = S3C64XX_GPL(8),
  623. },
  624. };
  625. static struct i2c_board_info i2c_devs1[] = {
  626. { I2C_BOARD_INFO("wm8311", 0x34),
  627. .irq = S3C_EINT(0),
  628. .platform_data = &glenfarclas_pmic_pdata },
  629. { I2C_BOARD_INFO("wlf-gf-module", 0x20) },
  630. { I2C_BOARD_INFO("wlf-gf-module", 0x22) },
  631. { I2C_BOARD_INFO("wlf-gf-module", 0x24) },
  632. { I2C_BOARD_INFO("wlf-gf-module", 0x25) },
  633. { I2C_BOARD_INFO("wlf-gf-module", 0x26) },
  634. { I2C_BOARD_INFO("wm1250-ev1", 0x27),
  635. .platform_data = &wm1250_ev1_pdata },
  636. };
  637. static struct s3c2410_platform_i2c i2c1_pdata = {
  638. .frequency = 400000,
  639. .bus_num = 1,
  640. };
  641. static void __init crag6410_map_io(void)
  642. {
  643. s3c64xx_init_io(NULL, 0);
  644. s3c24xx_init_clocks(12000000);
  645. s3c24xx_init_uarts(crag6410_uartcfgs, ARRAY_SIZE(crag6410_uartcfgs));
  646. /* LCD type and Bypass set by bootloader */
  647. }
  648. static struct s3c_sdhci_platdata crag6410_hsmmc2_pdata = {
  649. .max_width = 4,
  650. .cd_type = S3C_SDHCI_CD_PERMANENT,
  651. .host_caps = MMC_CAP_POWER_OFF_CARD,
  652. };
  653. static void crag6410_cfg_sdhci0(struct platform_device *dev, int width)
  654. {
  655. /* Set all the necessary GPG pins to special-function 2 */
  656. s3c_gpio_cfgrange_nopull(S3C64XX_GPG(0), 2 + width, S3C_GPIO_SFN(2));
  657. /* force card-detected for prototype 0 */
  658. s3c_gpio_setpull(S3C64XX_GPG(6), S3C_GPIO_PULL_DOWN);
  659. }
  660. static struct s3c_sdhci_platdata crag6410_hsmmc0_pdata = {
  661. .max_width = 4,
  662. .cd_type = S3C_SDHCI_CD_INTERNAL,
  663. .cfg_gpio = crag6410_cfg_sdhci0,
  664. .host_caps = MMC_CAP_POWER_OFF_CARD,
  665. };
  666. static const struct gpio_led gpio_leds[] = {
  667. {
  668. .name = "d13:green:",
  669. .gpio = MMGPIO_GPIO_BASE + 0,
  670. .default_state = LEDS_GPIO_DEFSTATE_ON,
  671. },
  672. {
  673. .name = "d14:green:",
  674. .gpio = MMGPIO_GPIO_BASE + 1,
  675. .default_state = LEDS_GPIO_DEFSTATE_ON,
  676. },
  677. {
  678. .name = "d15:green:",
  679. .gpio = MMGPIO_GPIO_BASE + 2,
  680. .default_state = LEDS_GPIO_DEFSTATE_ON,
  681. },
  682. {
  683. .name = "d16:green:",
  684. .gpio = MMGPIO_GPIO_BASE + 3,
  685. .default_state = LEDS_GPIO_DEFSTATE_ON,
  686. },
  687. {
  688. .name = "d17:green:",
  689. .gpio = MMGPIO_GPIO_BASE + 4,
  690. .default_state = LEDS_GPIO_DEFSTATE_ON,
  691. },
  692. {
  693. .name = "d18:green:",
  694. .gpio = MMGPIO_GPIO_BASE + 5,
  695. .default_state = LEDS_GPIO_DEFSTATE_ON,
  696. },
  697. {
  698. .name = "d19:green:",
  699. .gpio = MMGPIO_GPIO_BASE + 6,
  700. .default_state = LEDS_GPIO_DEFSTATE_ON,
  701. },
  702. {
  703. .name = "d20:green:",
  704. .gpio = MMGPIO_GPIO_BASE + 7,
  705. .default_state = LEDS_GPIO_DEFSTATE_ON,
  706. },
  707. };
  708. static const struct gpio_led_platform_data gpio_leds_pdata = {
  709. .leds = gpio_leds,
  710. .num_leds = ARRAY_SIZE(gpio_leds),
  711. };
  712. static struct s3c_hsotg_plat crag6410_hsotg_pdata;
  713. static void __init crag6410_machine_init(void)
  714. {
  715. /* Open drain IRQs need pullups */
  716. s3c_gpio_setpull(S3C64XX_GPM(0), S3C_GPIO_PULL_UP);
  717. s3c_gpio_setpull(S3C64XX_GPN(0), S3C_GPIO_PULL_UP);
  718. gpio_request(S3C64XX_GPB(0), "LCD power");
  719. gpio_direction_output(S3C64XX_GPB(0), 0);
  720. gpio_request(S3C64XX_GPF(14), "LCD PWM");
  721. gpio_direction_output(S3C64XX_GPF(14), 0); /* turn off */
  722. gpio_request(S3C64XX_GPB(1), "SD power");
  723. gpio_direction_output(S3C64XX_GPB(1), 0);
  724. gpio_request(S3C64XX_GPF(10), "nRESETSEL");
  725. gpio_direction_output(S3C64XX_GPF(10), 1);
  726. s3c_sdhci0_set_platdata(&crag6410_hsmmc0_pdata);
  727. s3c_sdhci2_set_platdata(&crag6410_hsmmc2_pdata);
  728. s3c_i2c0_set_platdata(&i2c0_pdata);
  729. s3c_i2c1_set_platdata(&i2c1_pdata);
  730. s3c_fb_set_platdata(&crag6410_lcd_pdata);
  731. s3c_hsotg_set_platdata(&crag6410_hsotg_pdata);
  732. i2c_register_board_info(0, i2c_devs0, ARRAY_SIZE(i2c_devs0));
  733. i2c_register_board_info(1, i2c_devs1, ARRAY_SIZE(i2c_devs1));
  734. samsung_keypad_set_platdata(&crag6410_keypad_data);
  735. s3c64xx_spi0_set_platdata(NULL, 0, 2);
  736. platform_add_devices(crag6410_devices, ARRAY_SIZE(crag6410_devices));
  737. gpio_led_register_device(-1, &gpio_leds_pdata);
  738. regulator_has_full_constraints();
  739. s3c64xx_pm_init();
  740. }
  741. MACHINE_START(WLF_CRAGG_6410, "Wolfson Cragganmore 6410")
  742. /* Maintainer: Mark Brown <broonie@opensource.wolfsonmicro.com> */
  743. .atag_offset = 0x100,
  744. .init_irq = s3c6410_init_irq,
  745. .handle_irq = vic_handle_irq,
  746. .map_io = crag6410_map_io,
  747. .init_machine = crag6410_machine_init,
  748. .init_late = s3c64xx_init_late,
  749. .timer = &s3c24xx_timer,
  750. .restart = s3c64xx_restart,
  751. MACHINE_END