mach-exynos5-dt.c 6.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189
  1. /*
  2. * SAMSUNG EXYNOS5250 Flattened Device Tree enabled machine
  3. *
  4. * Copyright (c) 2012 Samsung Electronics Co., Ltd.
  5. * http://www.samsung.com
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. */
  11. #include <linux/of_platform.h>
  12. #include <linux/of_fdt.h>
  13. #include <linux/serial_core.h>
  14. #include <linux/memblock.h>
  15. #include <linux/io.h>
  16. #include <asm/mach/arch.h>
  17. #include <asm/hardware/gic.h>
  18. #include <mach/map.h>
  19. #include <mach/regs-pmu.h>
  20. #include <plat/cpu.h>
  21. #include <plat/regs-serial.h>
  22. #include <plat/mfc.h>
  23. #include "common.h"
  24. /*
  25. * The following lookup table is used to override device names when devices
  26. * are registered from device tree. This is temporarily added to enable
  27. * device tree support addition for the EXYNOS5 architecture.
  28. *
  29. * For drivers that require platform data to be provided from the machine
  30. * file, a platform data pointer can also be supplied along with the
  31. * devices names. Usually, the platform data elements that cannot be parsed
  32. * from the device tree by the drivers (example: function pointers) are
  33. * supplied. But it should be noted that this is a temporary mechanism and
  34. * at some point, the drivers should be capable of parsing all the platform
  35. * data from the device tree.
  36. */
  37. static const struct of_dev_auxdata exynos5250_auxdata_lookup[] __initconst = {
  38. OF_DEV_AUXDATA("samsung,exynos4210-uart", EXYNOS5_PA_UART0,
  39. "exynos4210-uart.0", NULL),
  40. OF_DEV_AUXDATA("samsung,exynos4210-uart", EXYNOS5_PA_UART1,
  41. "exynos4210-uart.1", NULL),
  42. OF_DEV_AUXDATA("samsung,exynos4210-uart", EXYNOS5_PA_UART2,
  43. "exynos4210-uart.2", NULL),
  44. OF_DEV_AUXDATA("samsung,exynos4210-uart", EXYNOS5_PA_UART3,
  45. "exynos4210-uart.3", NULL),
  46. OF_DEV_AUXDATA("samsung,s3c2440-i2c", EXYNOS5_PA_IIC(0),
  47. "s3c2440-i2c.0", NULL),
  48. OF_DEV_AUXDATA("samsung,s3c2440-i2c", EXYNOS5_PA_IIC(1),
  49. "s3c2440-i2c.1", NULL),
  50. OF_DEV_AUXDATA("samsung,s3c2440-i2c", EXYNOS5_PA_IIC(2),
  51. "s3c2440-i2c.2", NULL),
  52. OF_DEV_AUXDATA("samsung,s3c2440-i2c", EXYNOS5_PA_IIC(3),
  53. "s3c2440-i2c.3", NULL),
  54. OF_DEV_AUXDATA("samsung,s3c2440-i2c", EXYNOS5_PA_IIC(4),
  55. "s3c2440-i2c.4", NULL),
  56. OF_DEV_AUXDATA("samsung,s3c2440-i2c", EXYNOS5_PA_IIC(5),
  57. "s3c2440-i2c.5", NULL),
  58. OF_DEV_AUXDATA("samsung,s3c2440-i2c", EXYNOS5_PA_IIC(6),
  59. "s3c2440-i2c.6", NULL),
  60. OF_DEV_AUXDATA("samsung,s3c2440-i2c", EXYNOS5_PA_IIC(7),
  61. "s3c2440-i2c.7", NULL),
  62. OF_DEV_AUXDATA("samsung,s3c2440-hdmiphy-i2c", EXYNOS5_PA_IIC(8),
  63. "s3c2440-hdmiphy-i2c", NULL),
  64. OF_DEV_AUXDATA("samsung,exynos5250-dw-mshc", EXYNOS5_PA_DWMCI0,
  65. "dw_mmc.0", NULL),
  66. OF_DEV_AUXDATA("samsung,exynos5250-dw-mshc", EXYNOS5_PA_DWMCI1,
  67. "dw_mmc.1", NULL),
  68. OF_DEV_AUXDATA("samsung,exynos5250-dw-mshc", EXYNOS5_PA_DWMCI2,
  69. "dw_mmc.2", NULL),
  70. OF_DEV_AUXDATA("samsung,exynos5250-dw-mshc", EXYNOS5_PA_DWMCI3,
  71. "dw_mmc.3", NULL),
  72. OF_DEV_AUXDATA("samsung,exynos4210-spi", EXYNOS5_PA_SPI0,
  73. "exynos4210-spi.0", NULL),
  74. OF_DEV_AUXDATA("samsung,exynos4210-spi", EXYNOS5_PA_SPI1,
  75. "exynos4210-spi.1", NULL),
  76. OF_DEV_AUXDATA("samsung,exynos4210-spi", EXYNOS5_PA_SPI2,
  77. "exynos4210-spi.2", NULL),
  78. OF_DEV_AUXDATA("samsung,exynos5-sata-ahci", 0x122F0000,
  79. "exynos5-sata", NULL),
  80. OF_DEV_AUXDATA("samsung,exynos5-sata-phy", 0x12170000,
  81. "exynos5-sata-phy", NULL),
  82. OF_DEV_AUXDATA("samsung,exynos5-sata-phy-i2c", 0x121D0000,
  83. "exynos5-sata-phy-i2c", NULL),
  84. OF_DEV_AUXDATA("arm,pl330", EXYNOS5_PA_PDMA0, "dma-pl330.0", NULL),
  85. OF_DEV_AUXDATA("arm,pl330", EXYNOS5_PA_PDMA1, "dma-pl330.1", NULL),
  86. OF_DEV_AUXDATA("arm,pl330", EXYNOS5_PA_MDMA1, "dma-pl330.2", NULL),
  87. OF_DEV_AUXDATA("samsung,exynos5-gsc", EXYNOS5_PA_GSC0,
  88. "exynos-gsc.0", NULL),
  89. OF_DEV_AUXDATA("samsung,exynos5-gsc", EXYNOS5_PA_GSC1,
  90. "exynos-gsc.1", NULL),
  91. OF_DEV_AUXDATA("samsung,exynos5-gsc", EXYNOS5_PA_GSC2,
  92. "exynos-gsc.2", NULL),
  93. OF_DEV_AUXDATA("samsung,exynos5-gsc", EXYNOS5_PA_GSC3,
  94. "exynos-gsc.3", NULL),
  95. OF_DEV_AUXDATA("samsung,exynos5-hdmi", 0x14530000,
  96. "exynos5-hdmi", NULL),
  97. OF_DEV_AUXDATA("samsung,exynos5-mixer", 0x14450000,
  98. "exynos5-mixer", NULL),
  99. OF_DEV_AUXDATA("samsung,mfc-v6", 0x11000000, "s5p-mfc-v6", NULL),
  100. OF_DEV_AUXDATA("samsung,exynos5250-tmu", 0x10060000,
  101. "exynos-tmu", NULL),
  102. {},
  103. };
  104. static const struct of_dev_auxdata exynos5440_auxdata_lookup[] __initconst = {
  105. OF_DEV_AUXDATA("samsung,exynos4210-uart", EXYNOS5440_PA_UART0,
  106. "exynos4210-uart.0", NULL),
  107. {},
  108. };
  109. static void __init exynos5_dt_map_io(void)
  110. {
  111. unsigned long root = of_get_flat_dt_root();
  112. exynos_init_io(NULL, 0);
  113. if (of_flat_dt_is_compatible(root, "samsung,exynos5250"))
  114. s3c24xx_init_clocks(24000000);
  115. }
  116. static void __init exynos5_dt_machine_init(void)
  117. {
  118. struct device_node *i2c_np;
  119. const char *i2c_compat = "samsung,s3c2440-i2c";
  120. unsigned int tmp;
  121. /*
  122. * Exynos5's legacy i2c controller and new high speed i2c
  123. * controller have muxed interrupt sources. By default the
  124. * interrupts for 4-channel HS-I2C controller are enabled.
  125. * If node for first four channels of legacy i2c controller
  126. * are available then re-configure the interrupts via the
  127. * system register.
  128. */
  129. for_each_compatible_node(i2c_np, NULL, i2c_compat) {
  130. if (of_device_is_available(i2c_np)) {
  131. if (of_alias_get_id(i2c_np, "i2c") < 4) {
  132. tmp = readl(EXYNOS5_SYS_I2C_CFG);
  133. writel(tmp & ~(0x1 << of_alias_get_id(i2c_np, "i2c")),
  134. EXYNOS5_SYS_I2C_CFG);
  135. }
  136. }
  137. }
  138. if (of_machine_is_compatible("samsung,exynos5250"))
  139. of_platform_populate(NULL, of_default_bus_match_table,
  140. exynos5250_auxdata_lookup, NULL);
  141. else if (of_machine_is_compatible("samsung,exynos5440"))
  142. of_platform_populate(NULL, of_default_bus_match_table,
  143. exynos5440_auxdata_lookup, NULL);
  144. }
  145. static char const *exynos5_dt_compat[] __initdata = {
  146. "samsung,exynos5250",
  147. "samsung,exynos5440",
  148. NULL
  149. };
  150. static void __init exynos5_reserve(void)
  151. {
  152. #ifdef CONFIG_S5P_DEV_MFC
  153. struct s5p_mfc_dt_meminfo mfc_mem;
  154. /* Reserve memory for MFC only if it's available */
  155. mfc_mem.compatible = "samsung,mfc-v6";
  156. if (of_scan_flat_dt(s5p_fdt_find_mfc_mem, &mfc_mem))
  157. s5p_mfc_reserve_mem(mfc_mem.roff, mfc_mem.rsize, mfc_mem.loff,
  158. mfc_mem.lsize);
  159. #endif
  160. }
  161. DT_MACHINE_START(EXYNOS5_DT, "SAMSUNG EXYNOS5 (Flattened Device Tree)")
  162. /* Maintainer: Kukjin Kim <kgene.kim@samsung.com> */
  163. .init_irq = exynos5_init_irq,
  164. .smp = smp_ops(exynos_smp_ops),
  165. .map_io = exynos5_dt_map_io,
  166. .handle_irq = gic_handle_irq,
  167. .init_machine = exynos5_dt_machine_init,
  168. .init_late = exynos_init_late,
  169. .timer = &exynos4_timer,
  170. .dt_compat = exynos5_dt_compat,
  171. .restart = exynos5_restart,
  172. .reserve = exynos5_reserve,
  173. MACHINE_END