vt8500.dtsi 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. /*
  2. * vt8500.dtsi - Device tree file for VIA VT8500 SoC
  3. *
  4. * Copyright (C) 2012 Tony Prisk <linux@prisktech.co.nz>
  5. *
  6. * Licensed under GPLv2 or later
  7. */
  8. /include/ "skeleton.dtsi"
  9. / {
  10. compatible = "via,vt8500";
  11. soc {
  12. #address-cells = <1>;
  13. #size-cells = <1>;
  14. compatible = "simple-bus";
  15. ranges;
  16. interrupt-parent = <&intc>;
  17. intc: interrupt-controller@d8140000 {
  18. compatible = "via,vt8500-intc";
  19. interrupt-controller;
  20. reg = <0xd8140000 0x10000>;
  21. #interrupt-cells = <1>;
  22. };
  23. gpio: gpio-controller@d8110000 {
  24. compatible = "via,vt8500-gpio";
  25. gpio-controller;
  26. reg = <0xd8110000 0x10000>;
  27. #gpio-cells = <3>;
  28. };
  29. pmc@d8130000 {
  30. compatible = "via,vt8500-pmc";
  31. reg = <0xd8130000 0x1000>;
  32. clocks {
  33. #address-cells = <1>;
  34. #size-cells = <0>;
  35. ref24: ref24M {
  36. #clock-cells = <0>;
  37. compatible = "fixed-clock";
  38. clock-frequency = <24000000>;
  39. };
  40. };
  41. };
  42. timer@d8130100 {
  43. compatible = "via,vt8500-timer";
  44. reg = <0xd8130100 0x28>;
  45. interrupts = <36>;
  46. };
  47. ehci@d8007900 {
  48. compatible = "via,vt8500-ehci";
  49. reg = <0xd8007900 0x200>;
  50. interrupts = <43>;
  51. };
  52. uhci@d8007b00 {
  53. compatible = "platform-uhci";
  54. reg = <0xd8007b00 0x200>;
  55. interrupts = <43>;
  56. };
  57. fb@d800e400 {
  58. compatible = "via,vt8500-fb";
  59. reg = <0xd800e400 0x400>;
  60. interrupts = <12>;
  61. display = <&display>;
  62. default-mode = <&mode0>;
  63. };
  64. ge_rops@d8050400 {
  65. compatible = "wm,prizm-ge-rops";
  66. reg = <0xd8050400 0x100>;
  67. };
  68. uart@d8200000 {
  69. compatible = "via,vt8500-uart";
  70. reg = <0xd8200000 0x1040>;
  71. interrupts = <32>;
  72. clocks = <&ref24>;
  73. };
  74. uart@d82b0000 {
  75. compatible = "via,vt8500-uart";
  76. reg = <0xd82b0000 0x1040>;
  77. interrupts = <33>;
  78. clocks = <&ref24>;
  79. };
  80. uart@d8210000 {
  81. compatible = "via,vt8500-uart";
  82. reg = <0xd8210000 0x1040>;
  83. interrupts = <47>;
  84. clocks = <&ref24>;
  85. };
  86. uart@d82c0000 {
  87. compatible = "via,vt8500-uart";
  88. reg = <0xd82c0000 0x1040>;
  89. interrupts = <50>;
  90. clocks = <&ref24>;
  91. };
  92. rtc@d8100000 {
  93. compatible = "via,vt8500-rtc";
  94. reg = <0xd8100000 0x10000>;
  95. interrupts = <48>;
  96. };
  97. };
  98. };