spear300.dtsi 2.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889
  1. /*
  2. * DTS file for SPEAr300 SoC
  3. *
  4. * Copyright 2012 Viresh Kumar <viresh.linux@gmail.com>
  5. *
  6. * The code contained herein is licensed under the GNU General Public
  7. * License. You may obtain a copy of the GNU General Public License
  8. * Version 2 or later at the following locations:
  9. *
  10. * http://www.opensource.org/licenses/gpl-license.html
  11. * http://www.gnu.org/copyleft/gpl.html
  12. */
  13. /include/ "spear3xx.dtsi"
  14. / {
  15. ahb {
  16. #address-cells = <1>;
  17. #size-cells = <1>;
  18. compatible = "simple-bus";
  19. ranges = <0x60000000 0x60000000 0x50000000
  20. 0xd0000000 0xd0000000 0x30000000>;
  21. pinmux@99000000 {
  22. compatible = "st,spear300-pinmux";
  23. reg = <0x99000000 0x1000>;
  24. };
  25. clcd@60000000 {
  26. compatible = "arm,pl110", "arm,primecell";
  27. reg = <0x60000000 0x1000>;
  28. interrupts = <30>;
  29. status = "disabled";
  30. };
  31. fsmc: flash@94000000 {
  32. compatible = "st,spear600-fsmc-nand";
  33. #address-cells = <1>;
  34. #size-cells = <1>;
  35. reg = <0x94000000 0x1000 /* FSMC Register */
  36. 0x80000000 0x0010 /* NAND Base DATA */
  37. 0x80020000 0x0010 /* NAND Base ADDR */
  38. 0x80010000 0x0010>; /* NAND Base CMD */
  39. reg-names = "fsmc_regs", "nand_data", "nand_addr", "nand_cmd";
  40. status = "disabled";
  41. };
  42. sdhci@70000000 {
  43. compatible = "st,sdhci-spear";
  44. reg = <0x70000000 0x100>;
  45. interrupts = <1>;
  46. status = "disabled";
  47. };
  48. shirq: interrupt-controller@0x50000000 {
  49. compatible = "st,spear300-shirq";
  50. reg = <0x50000000 0x1000>;
  51. interrupts = <28>;
  52. #interrupt-cells = <1>;
  53. interrupt-controller;
  54. };
  55. apb {
  56. #address-cells = <1>;
  57. #size-cells = <1>;
  58. compatible = "simple-bus";
  59. ranges = <0xa0000000 0xa0000000 0x10000000
  60. 0xd0000000 0xd0000000 0x30000000>;
  61. gpio1: gpio@a9000000 {
  62. #gpio-cells = <2>;
  63. compatible = "arm,pl061", "arm,primecell";
  64. gpio-controller;
  65. reg = <0xa9000000 0x1000>;
  66. interrupts = <8>;
  67. interrupt-parent = <&shirq>;
  68. status = "disabled";
  69. };
  70. kbd@a0000000 {
  71. compatible = "st,spear300-kbd";
  72. reg = <0xa0000000 0x1000>;
  73. interrupts = <7>;
  74. interrupt-parent = <&shirq>;
  75. status = "disabled";
  76. };
  77. };
  78. };
  79. };