pxa168.dtsi 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133
  1. /*
  2. * Copyright (C) 2012 Marvell Technology Group Ltd.
  3. * Author: Haojian Zhuang <haojian.zhuang@marvell.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * publishhed by the Free Software Foundation.
  8. */
  9. /include/ "skeleton.dtsi"
  10. / {
  11. aliases {
  12. serial0 = &uart1;
  13. serial1 = &uart2;
  14. serial2 = &uart3;
  15. i2c0 = &twsi1;
  16. i2c1 = &twsi2;
  17. };
  18. soc {
  19. #address-cells = <1>;
  20. #size-cells = <1>;
  21. compatible = "simple-bus";
  22. interrupt-parent = <&intc>;
  23. ranges;
  24. axi@d4200000 { /* AXI */
  25. compatible = "mrvl,axi-bus", "simple-bus";
  26. #address-cells = <1>;
  27. #size-cells = <1>;
  28. reg = <0xd4200000 0x00200000>;
  29. ranges;
  30. intc: interrupt-controller@d4282000 {
  31. compatible = "mrvl,mmp-intc";
  32. interrupt-controller;
  33. #interrupt-cells = <1>;
  34. reg = <0xd4282000 0x1000>;
  35. mrvl,intc-nr-irqs = <64>;
  36. };
  37. };
  38. apb@d4000000 { /* APB */
  39. compatible = "mrvl,apb-bus", "simple-bus";
  40. #address-cells = <1>;
  41. #size-cells = <1>;
  42. reg = <0xd4000000 0x00200000>;
  43. ranges;
  44. timer0: timer@d4014000 {
  45. compatible = "mrvl,mmp-timer";
  46. reg = <0xd4014000 0x100>;
  47. interrupts = <13>;
  48. };
  49. uart1: uart@d4017000 {
  50. compatible = "mrvl,mmp-uart";
  51. reg = <0xd4017000 0x1000>;
  52. interrupts = <27>;
  53. status = "disabled";
  54. };
  55. uart2: uart@d4018000 {
  56. compatible = "mrvl,mmp-uart";
  57. reg = <0xd4018000 0x1000>;
  58. interrupts = <28>;
  59. status = "disabled";
  60. };
  61. uart3: uart@d4026000 {
  62. compatible = "mrvl,mmp-uart";
  63. reg = <0xd4026000 0x1000>;
  64. interrupts = <29>;
  65. status = "disabled";
  66. };
  67. gpio@d4019000 {
  68. compatible = "mrvl,mmp-gpio";
  69. #address-cells = <1>;
  70. #size-cells = <1>;
  71. reg = <0xd4019000 0x1000>;
  72. gpio-controller;
  73. #gpio-cells = <2>;
  74. interrupts = <49>;
  75. interrupt-names = "gpio_mux";
  76. interrupt-controller;
  77. #interrupt-cells = <1>;
  78. ranges;
  79. gcb0: gpio@d4019000 {
  80. reg = <0xd4019000 0x4>;
  81. };
  82. gcb1: gpio@d4019004 {
  83. reg = <0xd4019004 0x4>;
  84. };
  85. gcb2: gpio@d4019008 {
  86. reg = <0xd4019008 0x4>;
  87. };
  88. gcb3: gpio@d4019100 {
  89. reg = <0xd4019100 0x4>;
  90. };
  91. };
  92. twsi1: i2c@d4011000 {
  93. compatible = "mrvl,mmp-twsi";
  94. reg = <0xd4011000 0x1000>;
  95. interrupts = <7>;
  96. mrvl,i2c-fast-mode;
  97. status = "disabled";
  98. };
  99. twsi2: i2c@d4025000 {
  100. compatible = "mrvl,mmp-twsi";
  101. reg = <0xd4025000 0x1000>;
  102. interrupts = <58>;
  103. status = "disabled";
  104. };
  105. rtc: rtc@d4010000 {
  106. compatible = "mrvl,mmp-rtc";
  107. reg = <0xd4010000 0x1000>;
  108. interrupts = <5 6>;
  109. interrupt-names = "rtc 1Hz", "rtc alarm";
  110. status = "disabled";
  111. };
  112. };
  113. };
  114. };