imx51-babbage.dts 6.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283
  1. /*
  2. * Copyright 2011 Freescale Semiconductor, Inc.
  3. * Copyright 2011 Linaro Ltd.
  4. *
  5. * The code contained herein is licensed under the GNU General Public
  6. * License. You may obtain a copy of the GNU General Public License
  7. * Version 2 or later at the following locations:
  8. *
  9. * http://www.opensource.org/licenses/gpl-license.html
  10. * http://www.gnu.org/copyleft/gpl.html
  11. */
  12. /dts-v1/;
  13. /include/ "imx51.dtsi"
  14. / {
  15. model = "Freescale i.MX51 Babbage Board";
  16. compatible = "fsl,imx51-babbage", "fsl,imx51";
  17. memory {
  18. reg = <0x90000000 0x20000000>;
  19. };
  20. soc {
  21. display@di0 {
  22. compatible = "fsl,imx-parallel-display";
  23. crtcs = <&ipu 0>;
  24. interface-pix-fmt = "rgb24";
  25. pinctrl-names = "default";
  26. pinctrl-0 = <&pinctrl_ipu_disp1_1>;
  27. };
  28. display@di1 {
  29. compatible = "fsl,imx-parallel-display";
  30. crtcs = <&ipu 1>;
  31. interface-pix-fmt = "rgb565";
  32. pinctrl-names = "default";
  33. pinctrl-0 = <&pinctrl_ipu_disp2_1>;
  34. };
  35. aips@70000000 { /* aips-1 */
  36. spba@70000000 {
  37. esdhc@70004000 { /* ESDHC1 */
  38. pinctrl-names = "default";
  39. pinctrl-0 = <&pinctrl_esdhc1_1>;
  40. fsl,cd-controller;
  41. fsl,wp-controller;
  42. status = "okay";
  43. };
  44. esdhc@70008000 { /* ESDHC2 */
  45. pinctrl-names = "default";
  46. pinctrl-0 = <&pinctrl_esdhc2_1>;
  47. cd-gpios = <&gpio1 6 0>;
  48. wp-gpios = <&gpio1 5 0>;
  49. status = "okay";
  50. };
  51. uart3: serial@7000c000 {
  52. pinctrl-names = "default";
  53. pinctrl-0 = <&pinctrl_uart3_1>;
  54. fsl,uart-has-rtscts;
  55. status = "okay";
  56. };
  57. ecspi@70010000 { /* ECSPI1 */
  58. pinctrl-names = "default";
  59. pinctrl-0 = <&pinctrl_ecspi1_1>;
  60. fsl,spi-num-chipselects = <2>;
  61. cs-gpios = <&gpio4 24 0>, <&gpio4 25 0>;
  62. status = "okay";
  63. pmic: mc13892@0 {
  64. #address-cells = <1>;
  65. #size-cells = <0>;
  66. compatible = "fsl,mc13892";
  67. spi-max-frequency = <6000000>;
  68. reg = <0>;
  69. interrupt-parent = <&gpio1>;
  70. interrupts = <8 0x4>;
  71. regulators {
  72. sw1_reg: sw1 {
  73. regulator-min-microvolt = <600000>;
  74. regulator-max-microvolt = <1375000>;
  75. regulator-boot-on;
  76. regulator-always-on;
  77. };
  78. sw2_reg: sw2 {
  79. regulator-min-microvolt = <900000>;
  80. regulator-max-microvolt = <1850000>;
  81. regulator-boot-on;
  82. regulator-always-on;
  83. };
  84. sw3_reg: sw3 {
  85. regulator-min-microvolt = <1100000>;
  86. regulator-max-microvolt = <1850000>;
  87. regulator-boot-on;
  88. regulator-always-on;
  89. };
  90. sw4_reg: sw4 {
  91. regulator-min-microvolt = <1100000>;
  92. regulator-max-microvolt = <1850000>;
  93. regulator-boot-on;
  94. regulator-always-on;
  95. };
  96. vpll_reg: vpll {
  97. regulator-min-microvolt = <1050000>;
  98. regulator-max-microvolt = <1800000>;
  99. regulator-boot-on;
  100. regulator-always-on;
  101. };
  102. vdig_reg: vdig {
  103. regulator-min-microvolt = <1650000>;
  104. regulator-max-microvolt = <1650000>;
  105. regulator-boot-on;
  106. };
  107. vsd_reg: vsd {
  108. regulator-min-microvolt = <1800000>;
  109. regulator-max-microvolt = <3150000>;
  110. };
  111. vusb2_reg: vusb2 {
  112. regulator-min-microvolt = <2400000>;
  113. regulator-max-microvolt = <2775000>;
  114. regulator-boot-on;
  115. regulator-always-on;
  116. };
  117. vvideo_reg: vvideo {
  118. regulator-min-microvolt = <2775000>;
  119. regulator-max-microvolt = <2775000>;
  120. };
  121. vaudio_reg: vaudio {
  122. regulator-min-microvolt = <2300000>;
  123. regulator-max-microvolt = <3000000>;
  124. };
  125. vcam_reg: vcam {
  126. regulator-min-microvolt = <2500000>;
  127. regulator-max-microvolt = <3000000>;
  128. };
  129. vgen1_reg: vgen1 {
  130. regulator-min-microvolt = <1200000>;
  131. regulator-max-microvolt = <1200000>;
  132. };
  133. vgen2_reg: vgen2 {
  134. regulator-min-microvolt = <1200000>;
  135. regulator-max-microvolt = <3150000>;
  136. regulator-always-on;
  137. };
  138. vgen3_reg: vgen3 {
  139. regulator-min-microvolt = <1800000>;
  140. regulator-max-microvolt = <2900000>;
  141. regulator-always-on;
  142. };
  143. };
  144. };
  145. flash: at45db321d@1 {
  146. #address-cells = <1>;
  147. #size-cells = <1>;
  148. compatible = "atmel,at45db321d", "atmel,at45", "atmel,dataflash";
  149. spi-max-frequency = <25000000>;
  150. reg = <1>;
  151. partition@0 {
  152. label = "U-Boot";
  153. reg = <0x0 0x40000>;
  154. read-only;
  155. };
  156. partition@40000 {
  157. label = "Kernel";
  158. reg = <0x40000 0x3c0000>;
  159. };
  160. };
  161. };
  162. ssi2: ssi@70014000 {
  163. fsl,mode = "i2s-slave";
  164. status = "okay";
  165. };
  166. };
  167. iomuxc@73fa8000 {
  168. pinctrl-names = "default";
  169. pinctrl-0 = <&pinctrl_hog>;
  170. hog {
  171. pinctrl_hog: hoggrp {
  172. fsl,pins = <
  173. 694 0x20d5 /* MX51_PAD_GPIO1_0__SD1_CD */
  174. 697 0x20d5 /* MX51_PAD_GPIO1_1__SD1_WP */
  175. 737 0x100 /* MX51_PAD_GPIO1_5__GPIO1_5 */
  176. 740 0x100 /* MX51_PAD_GPIO1_6__GPIO1_6 */
  177. 121 0x5 /* MX51_PAD_EIM_A27__GPIO2_21 */
  178. 402 0x85 /* MX51_PAD_CSPI1_SS0__GPIO4_24 */
  179. 405 0x85 /* MX51_PAD_CSPI1_SS1__GPIO4_25 */
  180. >;
  181. };
  182. };
  183. };
  184. uart1: serial@73fbc000 {
  185. pinctrl-names = "default";
  186. pinctrl-0 = <&pinctrl_uart1_1>;
  187. fsl,uart-has-rtscts;
  188. status = "okay";
  189. };
  190. uart2: serial@73fc0000 {
  191. pinctrl-names = "default";
  192. pinctrl-0 = <&pinctrl_uart2_1>;
  193. status = "okay";
  194. };
  195. };
  196. aips@80000000 { /* aips-2 */
  197. i2c@83fc4000 { /* I2C2 */
  198. pinctrl-names = "default";
  199. pinctrl-0 = <&pinctrl_i2c2_1>;
  200. status = "okay";
  201. sgtl5000: codec@0a {
  202. compatible = "fsl,sgtl5000";
  203. reg = <0x0a>;
  204. clock-frequency = <26000000>;
  205. VDDA-supply = <&vdig_reg>;
  206. VDDIO-supply = <&vvideo_reg>;
  207. };
  208. };
  209. audmux@83fd0000 {
  210. pinctrl-names = "default";
  211. pinctrl-0 = <&pinctrl_audmux_1>;
  212. status = "okay";
  213. };
  214. ethernet@83fec000 {
  215. pinctrl-names = "default";
  216. pinctrl-0 = <&pinctrl_fec_1>;
  217. phy-mode = "mii";
  218. status = "okay";
  219. };
  220. };
  221. };
  222. gpio-keys {
  223. compatible = "gpio-keys";
  224. power {
  225. label = "Power Button";
  226. gpios = <&gpio2 21 0>;
  227. linux,code = <116>; /* KEY_POWER */
  228. gpio-key,wakeup;
  229. };
  230. };
  231. sound {
  232. compatible = "fsl,imx51-babbage-sgtl5000",
  233. "fsl,imx-audio-sgtl5000";
  234. model = "imx51-babbage-sgtl5000";
  235. ssi-controller = <&ssi2>;
  236. audio-codec = <&sgtl5000>;
  237. audio-routing =
  238. "MIC_IN", "Mic Jack",
  239. "Mic Jack", "Mic Bias",
  240. "Headphone Jack", "HP_OUT";
  241. mux-int-port = <2>;
  242. mux-ext-port = <3>;
  243. };
  244. };