armada-xp-mv78230.dtsi 1.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576
  1. /*
  2. * Device Tree Include file for Marvell Armada XP family SoC
  3. *
  4. * Copyright (C) 2012 Marvell
  5. *
  6. * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
  7. *
  8. * This file is licensed under the terms of the GNU General Public
  9. * License version 2. This program is licensed "as is" without any
  10. * warranty of any kind, whether express or implied.
  11. *
  12. * Contains definitions specific to the Armada XP MV78230 SoC that are not
  13. * common to all Armada XP SoCs.
  14. */
  15. /include/ "armada-xp.dtsi"
  16. / {
  17. model = "Marvell Armada XP MV78230 SoC";
  18. compatible = "marvell,armadaxp-mv78230", "marvell,armadaxp", "marvell,armada-370-xp";
  19. aliases {
  20. gpio0 = &gpio0;
  21. gpio1 = &gpio1;
  22. };
  23. cpus {
  24. #address-cells = <1>;
  25. #size-cells = <0>;
  26. cpu@0 {
  27. device_type = "cpu";
  28. compatible = "marvell,sheeva-v7";
  29. reg = <0>;
  30. clocks = <&cpuclk 0>;
  31. };
  32. cpu@1 {
  33. device_type = "cpu";
  34. compatible = "marvell,sheeva-v7";
  35. reg = <1>;
  36. clocks = <&cpuclk 1>;
  37. };
  38. };
  39. soc {
  40. pinctrl {
  41. compatible = "marvell,mv78230-pinctrl";
  42. reg = <0xd0018000 0x38>;
  43. };
  44. gpio0: gpio@d0018100 {
  45. compatible = "marvell,armadaxp-gpio";
  46. reg = <0xd0018100 0x40>,
  47. <0xd0018800 0x30>;
  48. ngpios = <32>;
  49. gpio-controller;
  50. #gpio-cells = <2>;
  51. interrupt-controller;
  52. #interrupts-cells = <2>;
  53. interrupts = <16>, <17>, <18>, <19>;
  54. };
  55. gpio1: gpio@d0018140 {
  56. compatible = "marvell,armadaxp-gpio";
  57. reg = <0xd0018140 0x40>,
  58. <0xd0018840 0x30>;
  59. ngpios = <17>;
  60. gpio-controller;
  61. #gpio-cells = <2>;
  62. interrupt-controller;
  63. #interrupts-cells = <2>;
  64. interrupts = <20>, <21>, <22>;
  65. };
  66. };
  67. };