cx88-dvb.c 27 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968
  1. /*
  2. *
  3. * device driver for Conexant 2388x based TV cards
  4. * MPEG Transport Stream (DVB) routines
  5. *
  6. * (c) 2004, 2005 Chris Pascoe <c.pascoe@itee.uq.edu.au>
  7. * (c) 2004 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2 of the License, or
  12. * (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  22. */
  23. #include <linux/module.h>
  24. #include <linux/init.h>
  25. #include <linux/device.h>
  26. #include <linux/fs.h>
  27. #include <linux/kthread.h>
  28. #include <linux/file.h>
  29. #include <linux/suspend.h>
  30. #include "cx88.h"
  31. #include "dvb-pll.h"
  32. #include <media/v4l2-common.h>
  33. #include "mt352.h"
  34. #include "mt352_priv.h"
  35. #include "cx88-vp3054-i2c.h"
  36. #include "zl10353.h"
  37. #include "cx22702.h"
  38. #include "or51132.h"
  39. #include "lgdt330x.h"
  40. #include "s5h1409.h"
  41. #include "xc5000.h"
  42. #include "nxt200x.h"
  43. #include "cx24123.h"
  44. #include "isl6421.h"
  45. #include "tuner-xc2028.h"
  46. #include "tuner-xc2028-types.h"
  47. #include "tuner-simple.h"
  48. #include "tda9887.h"
  49. MODULE_DESCRIPTION("driver for cx2388x based DVB cards");
  50. MODULE_AUTHOR("Chris Pascoe <c.pascoe@itee.uq.edu.au>");
  51. MODULE_AUTHOR("Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]");
  52. MODULE_LICENSE("GPL");
  53. static unsigned int debug;
  54. module_param(debug, int, 0644);
  55. MODULE_PARM_DESC(debug,"enable debug messages [dvb]");
  56. #define dprintk(level,fmt, arg...) if (debug >= level) \
  57. printk(KERN_DEBUG "%s/2-dvb: " fmt, core->name, ## arg)
  58. /* ------------------------------------------------------------------ */
  59. static int dvb_buf_setup(struct videobuf_queue *q,
  60. unsigned int *count, unsigned int *size)
  61. {
  62. struct cx8802_dev *dev = q->priv_data;
  63. dev->ts_packet_size = 188 * 4;
  64. dev->ts_packet_count = 32;
  65. *size = dev->ts_packet_size * dev->ts_packet_count;
  66. *count = 32;
  67. return 0;
  68. }
  69. static int dvb_buf_prepare(struct videobuf_queue *q,
  70. struct videobuf_buffer *vb, enum v4l2_field field)
  71. {
  72. struct cx8802_dev *dev = q->priv_data;
  73. return cx8802_buf_prepare(q, dev, (struct cx88_buffer*)vb,field);
  74. }
  75. static void dvb_buf_queue(struct videobuf_queue *q, struct videobuf_buffer *vb)
  76. {
  77. struct cx8802_dev *dev = q->priv_data;
  78. cx8802_buf_queue(dev, (struct cx88_buffer*)vb);
  79. }
  80. static void dvb_buf_release(struct videobuf_queue *q,
  81. struct videobuf_buffer *vb)
  82. {
  83. cx88_free_buffer(q, (struct cx88_buffer*)vb);
  84. }
  85. static struct videobuf_queue_ops dvb_qops = {
  86. .buf_setup = dvb_buf_setup,
  87. .buf_prepare = dvb_buf_prepare,
  88. .buf_queue = dvb_buf_queue,
  89. .buf_release = dvb_buf_release,
  90. };
  91. /* ------------------------------------------------------------------ */
  92. static int cx88_dvb_bus_ctrl(struct dvb_frontend* fe, int acquire)
  93. {
  94. struct cx8802_dev *dev= fe->dvb->priv;
  95. struct cx8802_driver *drv = NULL;
  96. int ret = 0;
  97. drv = cx8802_get_driver(dev, CX88_MPEG_DVB);
  98. if (drv) {
  99. if (acquire)
  100. ret = drv->request_acquire(drv);
  101. else
  102. ret = drv->request_release(drv);
  103. }
  104. return ret;
  105. }
  106. /* ------------------------------------------------------------------ */
  107. static int dvico_fusionhdtv_demod_init(struct dvb_frontend* fe)
  108. {
  109. static u8 clock_config [] = { CLOCK_CTL, 0x38, 0x39 };
  110. static u8 reset [] = { RESET, 0x80 };
  111. static u8 adc_ctl_1_cfg [] = { ADC_CTL_1, 0x40 };
  112. static u8 agc_cfg [] = { AGC_TARGET, 0x24, 0x20 };
  113. static u8 gpp_ctl_cfg [] = { GPP_CTL, 0x33 };
  114. static u8 capt_range_cfg[] = { CAPT_RANGE, 0x32 };
  115. mt352_write(fe, clock_config, sizeof(clock_config));
  116. udelay(200);
  117. mt352_write(fe, reset, sizeof(reset));
  118. mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
  119. mt352_write(fe, agc_cfg, sizeof(agc_cfg));
  120. mt352_write(fe, gpp_ctl_cfg, sizeof(gpp_ctl_cfg));
  121. mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
  122. return 0;
  123. }
  124. static int dvico_dual_demod_init(struct dvb_frontend *fe)
  125. {
  126. static u8 clock_config [] = { CLOCK_CTL, 0x38, 0x38 };
  127. static u8 reset [] = { RESET, 0x80 };
  128. static u8 adc_ctl_1_cfg [] = { ADC_CTL_1, 0x40 };
  129. static u8 agc_cfg [] = { AGC_TARGET, 0x28, 0x20 };
  130. static u8 gpp_ctl_cfg [] = { GPP_CTL, 0x33 };
  131. static u8 capt_range_cfg[] = { CAPT_RANGE, 0x32 };
  132. mt352_write(fe, clock_config, sizeof(clock_config));
  133. udelay(200);
  134. mt352_write(fe, reset, sizeof(reset));
  135. mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
  136. mt352_write(fe, agc_cfg, sizeof(agc_cfg));
  137. mt352_write(fe, gpp_ctl_cfg, sizeof(gpp_ctl_cfg));
  138. mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
  139. return 0;
  140. }
  141. static int dntv_live_dvbt_demod_init(struct dvb_frontend* fe)
  142. {
  143. static u8 clock_config [] = { 0x89, 0x38, 0x39 };
  144. static u8 reset [] = { 0x50, 0x80 };
  145. static u8 adc_ctl_1_cfg [] = { 0x8E, 0x40 };
  146. static u8 agc_cfg [] = { 0x67, 0x10, 0x23, 0x00, 0xFF, 0xFF,
  147. 0x00, 0xFF, 0x00, 0x40, 0x40 };
  148. static u8 dntv_extra[] = { 0xB5, 0x7A };
  149. static u8 capt_range_cfg[] = { 0x75, 0x32 };
  150. mt352_write(fe, clock_config, sizeof(clock_config));
  151. udelay(2000);
  152. mt352_write(fe, reset, sizeof(reset));
  153. mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
  154. mt352_write(fe, agc_cfg, sizeof(agc_cfg));
  155. udelay(2000);
  156. mt352_write(fe, dntv_extra, sizeof(dntv_extra));
  157. mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
  158. return 0;
  159. }
  160. static struct mt352_config dvico_fusionhdtv = {
  161. .demod_address = 0x0f,
  162. .demod_init = dvico_fusionhdtv_demod_init,
  163. };
  164. static struct mt352_config dntv_live_dvbt_config = {
  165. .demod_address = 0x0f,
  166. .demod_init = dntv_live_dvbt_demod_init,
  167. };
  168. static struct mt352_config dvico_fusionhdtv_dual = {
  169. .demod_address = 0x0f,
  170. .demod_init = dvico_dual_demod_init,
  171. };
  172. #if defined(CONFIG_VIDEO_CX88_VP3054) || (defined(CONFIG_VIDEO_CX88_VP3054_MODULE) && defined(MODULE))
  173. static int dntv_live_dvbt_pro_demod_init(struct dvb_frontend* fe)
  174. {
  175. static u8 clock_config [] = { 0x89, 0x38, 0x38 };
  176. static u8 reset [] = { 0x50, 0x80 };
  177. static u8 adc_ctl_1_cfg [] = { 0x8E, 0x40 };
  178. static u8 agc_cfg [] = { 0x67, 0x10, 0x20, 0x00, 0xFF, 0xFF,
  179. 0x00, 0xFF, 0x00, 0x40, 0x40 };
  180. static u8 dntv_extra[] = { 0xB5, 0x7A };
  181. static u8 capt_range_cfg[] = { 0x75, 0x32 };
  182. mt352_write(fe, clock_config, sizeof(clock_config));
  183. udelay(2000);
  184. mt352_write(fe, reset, sizeof(reset));
  185. mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
  186. mt352_write(fe, agc_cfg, sizeof(agc_cfg));
  187. udelay(2000);
  188. mt352_write(fe, dntv_extra, sizeof(dntv_extra));
  189. mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
  190. return 0;
  191. }
  192. static struct mt352_config dntv_live_dvbt_pro_config = {
  193. .demod_address = 0x0f,
  194. .no_tuner = 1,
  195. .demod_init = dntv_live_dvbt_pro_demod_init,
  196. };
  197. #endif
  198. static struct zl10353_config dvico_fusionhdtv_hybrid = {
  199. .demod_address = 0x0f,
  200. .no_tuner = 1,
  201. };
  202. static struct zl10353_config dvico_fusionhdtv_xc3028 = {
  203. .demod_address = 0x0f,
  204. .if2 = 45600,
  205. .no_tuner = 1,
  206. };
  207. static struct mt352_config dvico_fusionhdtv_mt352_xc3028 = {
  208. .demod_address = 0x0f,
  209. .if2 = 4560,
  210. .no_tuner = 1,
  211. .demod_init = dvico_fusionhdtv_demod_init,
  212. };
  213. static struct zl10353_config dvico_fusionhdtv_plus_v1_1 = {
  214. .demod_address = 0x0f,
  215. };
  216. static struct cx22702_config connexant_refboard_config = {
  217. .demod_address = 0x43,
  218. .output_mode = CX22702_SERIAL_OUTPUT,
  219. };
  220. static struct cx22702_config hauppauge_hvr_config = {
  221. .demod_address = 0x63,
  222. .output_mode = CX22702_SERIAL_OUTPUT,
  223. };
  224. static int or51132_set_ts_param(struct dvb_frontend* fe, int is_punctured)
  225. {
  226. struct cx8802_dev *dev= fe->dvb->priv;
  227. dev->ts_gen_cntrl = is_punctured ? 0x04 : 0x00;
  228. return 0;
  229. }
  230. static struct or51132_config pchdtv_hd3000 = {
  231. .demod_address = 0x15,
  232. .set_ts_params = or51132_set_ts_param,
  233. };
  234. static int lgdt330x_pll_rf_set(struct dvb_frontend* fe, int index)
  235. {
  236. struct cx8802_dev *dev= fe->dvb->priv;
  237. struct cx88_core *core = dev->core;
  238. dprintk(1, "%s: index = %d\n", __FUNCTION__, index);
  239. if (index == 0)
  240. cx_clear(MO_GP0_IO, 8);
  241. else
  242. cx_set(MO_GP0_IO, 8);
  243. return 0;
  244. }
  245. static int lgdt330x_set_ts_param(struct dvb_frontend* fe, int is_punctured)
  246. {
  247. struct cx8802_dev *dev= fe->dvb->priv;
  248. if (is_punctured)
  249. dev->ts_gen_cntrl |= 0x04;
  250. else
  251. dev->ts_gen_cntrl &= ~0x04;
  252. return 0;
  253. }
  254. static struct lgdt330x_config fusionhdtv_3_gold = {
  255. .demod_address = 0x0e,
  256. .demod_chip = LGDT3302,
  257. .serial_mpeg = 0x04, /* TPSERIAL for 3302 in TOP_CONTROL */
  258. .set_ts_params = lgdt330x_set_ts_param,
  259. };
  260. static struct lgdt330x_config fusionhdtv_5_gold = {
  261. .demod_address = 0x0e,
  262. .demod_chip = LGDT3303,
  263. .serial_mpeg = 0x40, /* TPSERIAL for 3303 in TOP_CONTROL */
  264. .set_ts_params = lgdt330x_set_ts_param,
  265. };
  266. static struct lgdt330x_config pchdtv_hd5500 = {
  267. .demod_address = 0x59,
  268. .demod_chip = LGDT3303,
  269. .serial_mpeg = 0x40, /* TPSERIAL for 3303 in TOP_CONTROL */
  270. .set_ts_params = lgdt330x_set_ts_param,
  271. };
  272. static int nxt200x_set_ts_param(struct dvb_frontend* fe, int is_punctured)
  273. {
  274. struct cx8802_dev *dev= fe->dvb->priv;
  275. dev->ts_gen_cntrl = is_punctured ? 0x04 : 0x00;
  276. return 0;
  277. }
  278. static struct nxt200x_config ati_hdtvwonder = {
  279. .demod_address = 0x0a,
  280. .set_ts_params = nxt200x_set_ts_param,
  281. };
  282. static int cx24123_set_ts_param(struct dvb_frontend* fe,
  283. int is_punctured)
  284. {
  285. struct cx8802_dev *dev= fe->dvb->priv;
  286. dev->ts_gen_cntrl = 0x02;
  287. return 0;
  288. }
  289. static int kworld_dvbs_100_set_voltage(struct dvb_frontend* fe,
  290. fe_sec_voltage_t voltage)
  291. {
  292. struct cx8802_dev *dev= fe->dvb->priv;
  293. struct cx88_core *core = dev->core;
  294. if (voltage == SEC_VOLTAGE_OFF)
  295. cx_write(MO_GP0_IO, 0x000006fb);
  296. else
  297. cx_write(MO_GP0_IO, 0x000006f9);
  298. if (core->prev_set_voltage)
  299. return core->prev_set_voltage(fe, voltage);
  300. return 0;
  301. }
  302. static int geniatech_dvbs_set_voltage(struct dvb_frontend *fe,
  303. fe_sec_voltage_t voltage)
  304. {
  305. struct cx8802_dev *dev= fe->dvb->priv;
  306. struct cx88_core *core = dev->core;
  307. if (voltage == SEC_VOLTAGE_OFF) {
  308. dprintk(1,"LNB Voltage OFF\n");
  309. cx_write(MO_GP0_IO, 0x0000efff);
  310. }
  311. if (core->prev_set_voltage)
  312. return core->prev_set_voltage(fe, voltage);
  313. return 0;
  314. }
  315. static int cx88_pci_nano_callback(void *ptr, int command, int arg)
  316. {
  317. struct cx88_core *core = ptr;
  318. switch (command) {
  319. case XC2028_TUNER_RESET:
  320. /* Send the tuner in then out of reset */
  321. dprintk(1, "%s: XC2028_TUNER_RESET %d\n", __FUNCTION__, arg);
  322. switch (core->boardnr) {
  323. case CX88_BOARD_DVICO_FUSIONHDTV_5_PCI_NANO:
  324. /* GPIO-4 xc3028 tuner */
  325. cx_set(MO_GP0_IO, 0x00001000);
  326. cx_clear(MO_GP0_IO, 0x00000010);
  327. msleep(100);
  328. cx_set(MO_GP0_IO, 0x00000010);
  329. msleep(100);
  330. break;
  331. }
  332. break;
  333. case XC2028_RESET_CLK:
  334. dprintk(1, "%s: XC2028_RESET_CLK %d\n", __FUNCTION__, arg);
  335. break;
  336. default:
  337. dprintk(1, "%s: unknown command %d, arg %d\n", __FUNCTION__,
  338. command, arg);
  339. return -EINVAL;
  340. }
  341. return 0;
  342. }
  343. static struct cx24123_config geniatech_dvbs_config = {
  344. .demod_address = 0x55,
  345. .set_ts_params = cx24123_set_ts_param,
  346. };
  347. static struct cx24123_config hauppauge_novas_config = {
  348. .demod_address = 0x55,
  349. .set_ts_params = cx24123_set_ts_param,
  350. };
  351. static struct cx24123_config kworld_dvbs_100_config = {
  352. .demod_address = 0x15,
  353. .set_ts_params = cx24123_set_ts_param,
  354. .lnb_polarity = 1,
  355. };
  356. static struct s5h1409_config pinnacle_pctv_hd_800i_config = {
  357. .demod_address = 0x32 >> 1,
  358. .output_mode = S5H1409_PARALLEL_OUTPUT,
  359. .gpio = S5H1409_GPIO_ON,
  360. .qam_if = 44000,
  361. .inversion = S5H1409_INVERSION_OFF,
  362. .status_mode = S5H1409_DEMODLOCKING,
  363. .mpeg_timing = S5H1409_MPEGTIMING_NONCONTINOUS_NONINVERTING_CLOCK,
  364. };
  365. static struct s5h1409_config dvico_hdtv5_pci_nano_config = {
  366. .demod_address = 0x32 >> 1,
  367. .output_mode = S5H1409_SERIAL_OUTPUT,
  368. .gpio = S5H1409_GPIO_OFF,
  369. .inversion = S5H1409_INVERSION_OFF,
  370. .status_mode = S5H1409_DEMODLOCKING,
  371. .mpeg_timing = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
  372. };
  373. static struct xc5000_config pinnacle_pctv_hd_800i_tuner_config = {
  374. .i2c_address = 0x64,
  375. .if_khz = 5380,
  376. .tuner_callback = cx88_tuner_callback,
  377. };
  378. static struct zl10353_config cx88_geniatech_x8000_mt = {
  379. .demod_address = (0x1e >> 1),
  380. .no_tuner = 1,
  381. };
  382. static int attach_xc3028(u8 addr, struct cx8802_dev *dev)
  383. {
  384. struct dvb_frontend *fe;
  385. struct xc2028_config cfg = {
  386. .i2c_adap = &dev->core->i2c_adap,
  387. .i2c_addr = addr,
  388. };
  389. if (!dev->dvb.frontend) {
  390. printk(KERN_ERR "%s/2: dvb frontend not attached. "
  391. "Can't attach xc3028\n",
  392. dev->core->name);
  393. return -EINVAL;
  394. }
  395. fe = dvb_attach(xc2028_attach, dev->dvb.frontend, &cfg);
  396. if (!fe) {
  397. printk(KERN_ERR "%s/2: xc3028 attach failed\n",
  398. dev->core->name);
  399. dvb_frontend_detach(dev->dvb.frontend);
  400. dvb_unregister_frontend(dev->dvb.frontend);
  401. dev->dvb.frontend = NULL;
  402. return -EINVAL;
  403. }
  404. printk(KERN_INFO "%s/2: xc3028 attached\n",
  405. dev->core->name);
  406. return 0;
  407. }
  408. static int dvb_register(struct cx8802_dev *dev)
  409. {
  410. /* init struct videobuf_dvb */
  411. dev->dvb.name = dev->core->name;
  412. dev->ts_gen_cntrl = 0x0c;
  413. /* init frontend */
  414. switch (dev->core->boardnr) {
  415. case CX88_BOARD_HAUPPAUGE_DVB_T1:
  416. dev->dvb.frontend = dvb_attach(cx22702_attach,
  417. &connexant_refboard_config,
  418. &dev->core->i2c_adap);
  419. if (dev->dvb.frontend != NULL) {
  420. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x61,
  421. &dev->core->i2c_adap,
  422. DVB_PLL_THOMSON_DTT759X);
  423. }
  424. break;
  425. case CX88_BOARD_TERRATEC_CINERGY_1400_DVB_T1:
  426. case CX88_BOARD_CONEXANT_DVB_T1:
  427. case CX88_BOARD_KWORLD_DVB_T_CX22702:
  428. case CX88_BOARD_WINFAST_DTV1000:
  429. dev->dvb.frontend = dvb_attach(cx22702_attach,
  430. &connexant_refboard_config,
  431. &dev->core->i2c_adap);
  432. if (dev->dvb.frontend != NULL) {
  433. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x60,
  434. &dev->core->i2c_adap,
  435. DVB_PLL_THOMSON_DTT7579);
  436. }
  437. break;
  438. case CX88_BOARD_WINFAST_DTV2000H:
  439. case CX88_BOARD_HAUPPAUGE_HVR1100:
  440. case CX88_BOARD_HAUPPAUGE_HVR1100LP:
  441. case CX88_BOARD_HAUPPAUGE_HVR1300:
  442. case CX88_BOARD_HAUPPAUGE_HVR3000:
  443. dev->dvb.frontend = dvb_attach(cx22702_attach,
  444. &hauppauge_hvr_config,
  445. &dev->core->i2c_adap);
  446. if (dev->dvb.frontend != NULL) {
  447. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x61,
  448. &dev->core->i2c_adap, DVB_PLL_FMD1216ME);
  449. }
  450. break;
  451. case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_PLUS:
  452. dev->dvb.frontend = dvb_attach(mt352_attach,
  453. &dvico_fusionhdtv,
  454. &dev->core->i2c_adap);
  455. if (dev->dvb.frontend != NULL) {
  456. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x60,
  457. NULL, DVB_PLL_THOMSON_DTT7579);
  458. break;
  459. }
  460. /* ZL10353 replaces MT352 on later cards */
  461. dev->dvb.frontend = dvb_attach(zl10353_attach,
  462. &dvico_fusionhdtv_plus_v1_1,
  463. &dev->core->i2c_adap);
  464. if (dev->dvb.frontend != NULL) {
  465. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x60,
  466. NULL, DVB_PLL_THOMSON_DTT7579);
  467. }
  468. break;
  469. case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL:
  470. /* The tin box says DEE1601, but it seems to be DTT7579
  471. * compatible, with a slightly different MT352 AGC gain. */
  472. dev->dvb.frontend = dvb_attach(mt352_attach,
  473. &dvico_fusionhdtv_dual,
  474. &dev->core->i2c_adap);
  475. if (dev->dvb.frontend != NULL) {
  476. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x61,
  477. NULL, DVB_PLL_THOMSON_DTT7579);
  478. break;
  479. }
  480. /* ZL10353 replaces MT352 on later cards */
  481. dev->dvb.frontend = dvb_attach(zl10353_attach,
  482. &dvico_fusionhdtv_plus_v1_1,
  483. &dev->core->i2c_adap);
  484. if (dev->dvb.frontend != NULL) {
  485. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x61,
  486. NULL, DVB_PLL_THOMSON_DTT7579);
  487. }
  488. break;
  489. case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T1:
  490. dev->dvb.frontend = dvb_attach(mt352_attach,
  491. &dvico_fusionhdtv,
  492. &dev->core->i2c_adap);
  493. if (dev->dvb.frontend != NULL) {
  494. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x61,
  495. NULL, DVB_PLL_LG_Z201);
  496. }
  497. break;
  498. case CX88_BOARD_KWORLD_DVB_T:
  499. case CX88_BOARD_DNTV_LIVE_DVB_T:
  500. case CX88_BOARD_ADSTECH_DVB_T_PCI:
  501. dev->dvb.frontend = dvb_attach(mt352_attach,
  502. &dntv_live_dvbt_config,
  503. &dev->core->i2c_adap);
  504. if (dev->dvb.frontend != NULL) {
  505. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x61,
  506. NULL, DVB_PLL_UNKNOWN_1);
  507. }
  508. break;
  509. case CX88_BOARD_DNTV_LIVE_DVB_T_PRO:
  510. #if defined(CONFIG_VIDEO_CX88_VP3054) || (defined(CONFIG_VIDEO_CX88_VP3054_MODULE) && defined(MODULE))
  511. /* MT352 is on a secondary I2C bus made from some GPIO lines */
  512. dev->dvb.frontend = dvb_attach(mt352_attach, &dntv_live_dvbt_pro_config,
  513. &dev->vp3054->adap);
  514. if (dev->dvb.frontend != NULL) {
  515. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x61,
  516. &dev->core->i2c_adap, DVB_PLL_FMD1216ME);
  517. }
  518. #else
  519. printk(KERN_ERR "%s/2: built without vp3054 support\n", dev->core->name);
  520. #endif
  521. break;
  522. case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_HYBRID:
  523. dev->dvb.frontend = dvb_attach(zl10353_attach,
  524. &dvico_fusionhdtv_hybrid,
  525. &dev->core->i2c_adap);
  526. if (dev->dvb.frontend != NULL) {
  527. dvb_attach(simple_tuner_attach, dev->dvb.frontend,
  528. &dev->core->i2c_adap, 0x61,
  529. TUNER_THOMSON_FE6600);
  530. }
  531. break;
  532. case CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_PRO:
  533. dev->dvb.frontend = dvb_attach(zl10353_attach,
  534. &dvico_fusionhdtv_xc3028,
  535. &dev->core->i2c_adap);
  536. if (dev->dvb.frontend == NULL)
  537. dev->dvb.frontend = dvb_attach(mt352_attach,
  538. &dvico_fusionhdtv_mt352_xc3028,
  539. &dev->core->i2c_adap);
  540. /*
  541. * On this board, the demod provides the I2C bus pullup.
  542. * We must not permit gate_ctrl to be performed, or
  543. * the xc3028 cannot communicate on the bus.
  544. */
  545. if (dev->dvb.frontend)
  546. dev->dvb.frontend->ops.i2c_gate_ctrl = NULL;
  547. if (attach_xc3028(0x61, dev) < 0)
  548. return -EINVAL;
  549. break;
  550. case CX88_BOARD_PCHDTV_HD3000:
  551. dev->dvb.frontend = dvb_attach(or51132_attach, &pchdtv_hd3000,
  552. &dev->core->i2c_adap);
  553. if (dev->dvb.frontend != NULL) {
  554. dvb_attach(simple_tuner_attach, dev->dvb.frontend,
  555. &dev->core->i2c_adap, 0x61,
  556. TUNER_THOMSON_DTT761X);
  557. }
  558. break;
  559. case CX88_BOARD_DVICO_FUSIONHDTV_3_GOLD_Q:
  560. dev->ts_gen_cntrl = 0x08;
  561. {
  562. /* Do a hardware reset of chip before using it. */
  563. struct cx88_core *core = dev->core;
  564. cx_clear(MO_GP0_IO, 1);
  565. mdelay(100);
  566. cx_set(MO_GP0_IO, 1);
  567. mdelay(200);
  568. /* Select RF connector callback */
  569. fusionhdtv_3_gold.pll_rf_set = lgdt330x_pll_rf_set;
  570. dev->dvb.frontend = dvb_attach(lgdt330x_attach,
  571. &fusionhdtv_3_gold,
  572. &dev->core->i2c_adap);
  573. if (dev->dvb.frontend != NULL) {
  574. dvb_attach(simple_tuner_attach, dev->dvb.frontend,
  575. &dev->core->i2c_adap, 0x61,
  576. TUNER_MICROTUNE_4042FI5);
  577. }
  578. }
  579. break;
  580. case CX88_BOARD_DVICO_FUSIONHDTV_3_GOLD_T:
  581. dev->ts_gen_cntrl = 0x08;
  582. {
  583. /* Do a hardware reset of chip before using it. */
  584. struct cx88_core *core = dev->core;
  585. cx_clear(MO_GP0_IO, 1);
  586. mdelay(100);
  587. cx_set(MO_GP0_IO, 9);
  588. mdelay(200);
  589. dev->dvb.frontend = dvb_attach(lgdt330x_attach,
  590. &fusionhdtv_3_gold,
  591. &dev->core->i2c_adap);
  592. if (dev->dvb.frontend != NULL) {
  593. dvb_attach(simple_tuner_attach, dev->dvb.frontend,
  594. &dev->core->i2c_adap, 0x61,
  595. TUNER_THOMSON_DTT761X);
  596. }
  597. }
  598. break;
  599. case CX88_BOARD_DVICO_FUSIONHDTV_5_GOLD:
  600. dev->ts_gen_cntrl = 0x08;
  601. {
  602. /* Do a hardware reset of chip before using it. */
  603. struct cx88_core *core = dev->core;
  604. cx_clear(MO_GP0_IO, 1);
  605. mdelay(100);
  606. cx_set(MO_GP0_IO, 1);
  607. mdelay(200);
  608. dev->dvb.frontend = dvb_attach(lgdt330x_attach,
  609. &fusionhdtv_5_gold,
  610. &dev->core->i2c_adap);
  611. if (dev->dvb.frontend != NULL) {
  612. dvb_attach(simple_tuner_attach, dev->dvb.frontend,
  613. &dev->core->i2c_adap, 0x61,
  614. TUNER_LG_TDVS_H06XF);
  615. dvb_attach(tda9887_attach, dev->dvb.frontend,
  616. &dev->core->i2c_adap, 0x43);
  617. }
  618. }
  619. break;
  620. case CX88_BOARD_PCHDTV_HD5500:
  621. dev->ts_gen_cntrl = 0x08;
  622. {
  623. /* Do a hardware reset of chip before using it. */
  624. struct cx88_core *core = dev->core;
  625. cx_clear(MO_GP0_IO, 1);
  626. mdelay(100);
  627. cx_set(MO_GP0_IO, 1);
  628. mdelay(200);
  629. dev->dvb.frontend = dvb_attach(lgdt330x_attach,
  630. &pchdtv_hd5500,
  631. &dev->core->i2c_adap);
  632. if (dev->dvb.frontend != NULL) {
  633. dvb_attach(simple_tuner_attach, dev->dvb.frontend,
  634. &dev->core->i2c_adap, 0x61,
  635. TUNER_LG_TDVS_H06XF);
  636. dvb_attach(tda9887_attach, dev->dvb.frontend,
  637. &dev->core->i2c_adap, 0x43);
  638. }
  639. }
  640. break;
  641. case CX88_BOARD_ATI_HDTVWONDER:
  642. dev->dvb.frontend = dvb_attach(nxt200x_attach,
  643. &ati_hdtvwonder,
  644. &dev->core->i2c_adap);
  645. if (dev->dvb.frontend != NULL) {
  646. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x61,
  647. NULL, DVB_PLL_TUV1236D);
  648. }
  649. break;
  650. case CX88_BOARD_HAUPPAUGE_NOVASPLUS_S1:
  651. case CX88_BOARD_HAUPPAUGE_NOVASE2_S1:
  652. dev->dvb.frontend = dvb_attach(cx24123_attach,
  653. &hauppauge_novas_config,
  654. &dev->core->i2c_adap);
  655. if (dev->dvb.frontend) {
  656. dvb_attach(isl6421_attach, dev->dvb.frontend,
  657. &dev->core->i2c_adap, 0x08, 0x00, 0x00);
  658. }
  659. break;
  660. case CX88_BOARD_KWORLD_DVBS_100:
  661. dev->dvb.frontend = dvb_attach(cx24123_attach,
  662. &kworld_dvbs_100_config,
  663. &dev->core->i2c_adap);
  664. if (dev->dvb.frontend) {
  665. dev->core->prev_set_voltage = dev->dvb.frontend->ops.set_voltage;
  666. dev->dvb.frontend->ops.set_voltage = kworld_dvbs_100_set_voltage;
  667. }
  668. break;
  669. case CX88_BOARD_GENIATECH_DVBS:
  670. dev->dvb.frontend = dvb_attach(cx24123_attach,
  671. &geniatech_dvbs_config,
  672. &dev->core->i2c_adap);
  673. if (dev->dvb.frontend) {
  674. dev->core->prev_set_voltage = dev->dvb.frontend->ops.set_voltage;
  675. dev->dvb.frontend->ops.set_voltage = geniatech_dvbs_set_voltage;
  676. }
  677. break;
  678. case CX88_BOARD_PINNACLE_PCTV_HD_800i:
  679. dev->dvb.frontend = dvb_attach(s5h1409_attach,
  680. &pinnacle_pctv_hd_800i_config,
  681. &dev->core->i2c_adap);
  682. if (dev->dvb.frontend != NULL) {
  683. /* tuner_config.video_dev must point to
  684. * i2c_adap.algo_data
  685. */
  686. pinnacle_pctv_hd_800i_tuner_config.priv =
  687. dev->core->i2c_adap.algo_data;
  688. dvb_attach(xc5000_attach, dev->dvb.frontend,
  689. &dev->core->i2c_adap,
  690. &pinnacle_pctv_hd_800i_tuner_config);
  691. }
  692. break;
  693. case CX88_BOARD_DVICO_FUSIONHDTV_5_PCI_NANO:
  694. dev->dvb.frontend = dvb_attach(s5h1409_attach,
  695. &dvico_hdtv5_pci_nano_config,
  696. &dev->core->i2c_adap);
  697. if (dev->dvb.frontend != NULL) {
  698. struct dvb_frontend *fe;
  699. struct xc2028_config cfg = {
  700. .i2c_adap = &dev->core->i2c_adap,
  701. .i2c_addr = 0x61,
  702. .callback = cx88_pci_nano_callback,
  703. };
  704. static struct xc2028_ctrl ctl = {
  705. .fname = "xc3028-v27.fw",
  706. .max_len = 64,
  707. .scode_table = OREN538,
  708. };
  709. fe = dvb_attach(xc2028_attach,
  710. dev->dvb.frontend, &cfg);
  711. if (fe != NULL && fe->ops.tuner_ops.set_config != NULL)
  712. fe->ops.tuner_ops.set_config(fe, &ctl);
  713. }
  714. break;
  715. case CX88_BOARD_PINNACLE_HYBRID_PCTV:
  716. dev->dvb.frontend = dvb_attach(zl10353_attach,
  717. &cx88_geniatech_x8000_mt,
  718. &dev->core->i2c_adap);
  719. if (attach_xc3028(0x61, dev) < 0)
  720. return -EINVAL;
  721. break;
  722. case CX88_BOARD_GENIATECH_X8000_MT:
  723. dev->ts_gen_cntrl = 0x00;
  724. dev->dvb.frontend = dvb_attach(zl10353_attach,
  725. &cx88_geniatech_x8000_mt,
  726. &dev->core->i2c_adap);
  727. if (attach_xc3028(0x61, dev) < 0)
  728. return -EINVAL;
  729. break;
  730. default:
  731. printk(KERN_ERR "%s/2: The frontend of your DVB/ATSC card isn't supported yet\n",
  732. dev->core->name);
  733. break;
  734. }
  735. if (NULL == dev->dvb.frontend) {
  736. printk(KERN_ERR
  737. "%s/2: frontend initialization failed\n",
  738. dev->core->name);
  739. return -EINVAL;
  740. }
  741. /* Ensure all frontends negotiate bus access */
  742. dev->dvb.frontend->ops.ts_bus_ctrl = cx88_dvb_bus_ctrl;
  743. /* Put the analog decoder in standby to keep it quiet */
  744. cx88_call_i2c_clients (dev->core, TUNER_SET_STANDBY, NULL);
  745. /* register everything */
  746. return videobuf_dvb_register(&dev->dvb, THIS_MODULE, dev, &dev->pci->dev);
  747. }
  748. /* ----------------------------------------------------------- */
  749. /* CX8802 MPEG -> mini driver - We have been given the hardware */
  750. static int cx8802_dvb_advise_acquire(struct cx8802_driver *drv)
  751. {
  752. struct cx88_core *core = drv->core;
  753. int err = 0;
  754. dprintk( 1, "%s\n", __FUNCTION__);
  755. switch (core->boardnr) {
  756. case CX88_BOARD_HAUPPAUGE_HVR1300:
  757. /* We arrive here with either the cx23416 or the cx22702
  758. * on the bus. Take the bus from the cx23416 and enable the
  759. * cx22702 demod
  760. */
  761. cx_set(MO_GP0_IO, 0x00000080); /* cx22702 out of reset and enable */
  762. cx_clear(MO_GP0_IO, 0x00000004);
  763. udelay(1000);
  764. break;
  765. default:
  766. err = -ENODEV;
  767. }
  768. return err;
  769. }
  770. /* CX8802 MPEG -> mini driver - We no longer have the hardware */
  771. static int cx8802_dvb_advise_release(struct cx8802_driver *drv)
  772. {
  773. struct cx88_core *core = drv->core;
  774. int err = 0;
  775. dprintk( 1, "%s\n", __FUNCTION__);
  776. switch (core->boardnr) {
  777. case CX88_BOARD_HAUPPAUGE_HVR1300:
  778. /* Do Nothing, leave the cx22702 on the bus. */
  779. break;
  780. default:
  781. err = -ENODEV;
  782. }
  783. return err;
  784. }
  785. static int cx8802_dvb_probe(struct cx8802_driver *drv)
  786. {
  787. struct cx88_core *core = drv->core;
  788. struct cx8802_dev *dev = drv->core->dvbdev;
  789. int err;
  790. dprintk( 1, "%s\n", __FUNCTION__);
  791. dprintk( 1, " ->being probed by Card=%d Name=%s, PCI %02x:%02x\n",
  792. core->boardnr,
  793. core->name,
  794. core->pci_bus,
  795. core->pci_slot);
  796. err = -ENODEV;
  797. if (!(core->board.mpeg & CX88_MPEG_DVB))
  798. goto fail_core;
  799. /* If vp3054 isn't enabled, a stub will just return 0 */
  800. err = vp3054_i2c_probe(dev);
  801. if (0 != err)
  802. goto fail_core;
  803. /* dvb stuff */
  804. printk(KERN_INFO "%s/2: cx2388x based DVB/ATSC card\n", core->name);
  805. videobuf_queue_sg_init(&dev->dvb.dvbq, &dvb_qops,
  806. &dev->pci->dev, &dev->slock,
  807. V4L2_BUF_TYPE_VIDEO_CAPTURE,
  808. V4L2_FIELD_TOP,
  809. sizeof(struct cx88_buffer),
  810. dev);
  811. err = dvb_register(dev);
  812. if (err != 0)
  813. printk(KERN_ERR "%s/2: dvb_register failed (err = %d)\n",
  814. core->name, err);
  815. fail_core:
  816. return err;
  817. }
  818. static int cx8802_dvb_remove(struct cx8802_driver *drv)
  819. {
  820. struct cx8802_dev *dev = drv->core->dvbdev;
  821. /* dvb */
  822. videobuf_dvb_unregister(&dev->dvb);
  823. vp3054_i2c_remove(dev);
  824. return 0;
  825. }
  826. static struct cx8802_driver cx8802_dvb_driver = {
  827. .type_id = CX88_MPEG_DVB,
  828. .hw_access = CX8802_DRVCTL_SHARED,
  829. .probe = cx8802_dvb_probe,
  830. .remove = cx8802_dvb_remove,
  831. .advise_acquire = cx8802_dvb_advise_acquire,
  832. .advise_release = cx8802_dvb_advise_release,
  833. };
  834. static int dvb_init(void)
  835. {
  836. printk(KERN_INFO "cx88/2: cx2388x dvb driver version %d.%d.%d loaded\n",
  837. (CX88_VERSION_CODE >> 16) & 0xff,
  838. (CX88_VERSION_CODE >> 8) & 0xff,
  839. CX88_VERSION_CODE & 0xff);
  840. #ifdef SNAPSHOT
  841. printk(KERN_INFO "cx2388x: snapshot date %04d-%02d-%02d\n",
  842. SNAPSHOT/10000, (SNAPSHOT/100)%100, SNAPSHOT%100);
  843. #endif
  844. return cx8802_register_driver(&cx8802_dvb_driver);
  845. }
  846. static void dvb_fini(void)
  847. {
  848. cx8802_unregister_driver(&cx8802_dvb_driver);
  849. }
  850. module_init(dvb_init);
  851. module_exit(dvb_fini);
  852. /*
  853. * Local variables:
  854. * c-basic-offset: 8
  855. * compile-command: "make DVB=1"
  856. * End:
  857. */