apply.c 29 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468
  1. /*
  2. * Copyright (C) 2011 Texas Instruments
  3. * Author: Tomi Valkeinen <tomi.valkeinen@ti.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of the GNU General Public License version 2 as published by
  7. * the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program. If not, see <http://www.gnu.org/licenses/>.
  16. */
  17. #define DSS_SUBSYS_NAME "APPLY"
  18. #include <linux/kernel.h>
  19. #include <linux/slab.h>
  20. #include <linux/spinlock.h>
  21. #include <linux/jiffies.h>
  22. #include <video/omapdss.h>
  23. #include "dss.h"
  24. #include "dss_features.h"
  25. /*
  26. * We have 4 levels of cache for the dispc settings. First two are in SW and
  27. * the latter two in HW.
  28. *
  29. * set_info()
  30. * v
  31. * +--------------------+
  32. * | user_info |
  33. * +--------------------+
  34. * v
  35. * apply()
  36. * v
  37. * +--------------------+
  38. * | info |
  39. * +--------------------+
  40. * v
  41. * write_regs()
  42. * v
  43. * +--------------------+
  44. * | shadow registers |
  45. * +--------------------+
  46. * v
  47. * VFP or lcd/digit_enable
  48. * v
  49. * +--------------------+
  50. * | registers |
  51. * +--------------------+
  52. */
  53. struct ovl_priv_data {
  54. bool user_info_dirty;
  55. struct omap_overlay_info user_info;
  56. bool info_dirty;
  57. struct omap_overlay_info info;
  58. bool shadow_info_dirty;
  59. bool extra_info_dirty;
  60. bool shadow_extra_info_dirty;
  61. bool enabled;
  62. enum omap_channel channel;
  63. u32 fifo_low, fifo_high;
  64. /*
  65. * True if overlay is to be enabled. Used to check and calculate configs
  66. * for the overlay before it is enabled in the HW.
  67. */
  68. bool enabling;
  69. };
  70. struct mgr_priv_data {
  71. bool user_info_dirty;
  72. struct omap_overlay_manager_info user_info;
  73. bool info_dirty;
  74. struct omap_overlay_manager_info info;
  75. bool shadow_info_dirty;
  76. /* If true, GO bit is up and shadow registers cannot be written.
  77. * Never true for manual update displays */
  78. bool busy;
  79. /* If true, dispc output is enabled */
  80. bool updating;
  81. /* If true, a display is enabled using this manager */
  82. bool enabled;
  83. };
  84. static struct {
  85. struct ovl_priv_data ovl_priv_data_array[MAX_DSS_OVERLAYS];
  86. struct mgr_priv_data mgr_priv_data_array[MAX_DSS_MANAGERS];
  87. bool irq_enabled;
  88. } dss_data;
  89. /* protects dss_data */
  90. static spinlock_t data_lock;
  91. /* lock for blocking functions */
  92. static DEFINE_MUTEX(apply_lock);
  93. static DECLARE_COMPLETION(extra_updated_completion);
  94. static void dss_register_vsync_isr(void);
  95. static struct ovl_priv_data *get_ovl_priv(struct omap_overlay *ovl)
  96. {
  97. return &dss_data.ovl_priv_data_array[ovl->id];
  98. }
  99. static struct mgr_priv_data *get_mgr_priv(struct omap_overlay_manager *mgr)
  100. {
  101. return &dss_data.mgr_priv_data_array[mgr->id];
  102. }
  103. void dss_apply_init(void)
  104. {
  105. const int num_ovls = dss_feat_get_num_ovls();
  106. int i;
  107. spin_lock_init(&data_lock);
  108. for (i = 0; i < num_ovls; ++i) {
  109. struct ovl_priv_data *op;
  110. op = &dss_data.ovl_priv_data_array[i];
  111. op->info.global_alpha = 255;
  112. switch (i) {
  113. case 0:
  114. op->info.zorder = 0;
  115. break;
  116. case 1:
  117. op->info.zorder =
  118. dss_has_feature(FEAT_ALPHA_FREE_ZORDER) ? 3 : 0;
  119. break;
  120. case 2:
  121. op->info.zorder =
  122. dss_has_feature(FEAT_ALPHA_FREE_ZORDER) ? 2 : 0;
  123. break;
  124. case 3:
  125. op->info.zorder =
  126. dss_has_feature(FEAT_ALPHA_FREE_ZORDER) ? 1 : 0;
  127. break;
  128. }
  129. op->user_info = op->info;
  130. }
  131. }
  132. static bool ovl_manual_update(struct omap_overlay *ovl)
  133. {
  134. return ovl->manager->device->caps & OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE;
  135. }
  136. static bool mgr_manual_update(struct omap_overlay_manager *mgr)
  137. {
  138. return mgr->device->caps & OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE;
  139. }
  140. /* Check if overlay parameters are compatible with display */
  141. static int dss_ovl_check(struct omap_overlay *ovl,
  142. struct omap_overlay_info *info, struct omap_dss_device *dssdev)
  143. {
  144. u16 outw, outh;
  145. u16 dw, dh;
  146. if (dssdev == NULL)
  147. return 0;
  148. dssdev->driver->get_resolution(dssdev, &dw, &dh);
  149. if ((ovl->caps & OMAP_DSS_OVL_CAP_SCALE) == 0) {
  150. outw = info->width;
  151. outh = info->height;
  152. } else {
  153. if (info->out_width == 0)
  154. outw = info->width;
  155. else
  156. outw = info->out_width;
  157. if (info->out_height == 0)
  158. outh = info->height;
  159. else
  160. outh = info->out_height;
  161. }
  162. if (dw < info->pos_x + outw) {
  163. DSSERR("overlay %d horizontally not inside the display area "
  164. "(%d + %d >= %d)\n",
  165. ovl->id, info->pos_x, outw, dw);
  166. return -EINVAL;
  167. }
  168. if (dh < info->pos_y + outh) {
  169. DSSERR("overlay %d vertically not inside the display area "
  170. "(%d + %d >= %d)\n",
  171. ovl->id, info->pos_y, outh, dh);
  172. return -EINVAL;
  173. }
  174. return 0;
  175. }
  176. static int dss_mgr_check_zorder(struct omap_overlay_manager *mgr,
  177. struct omap_overlay_info **overlay_infos)
  178. {
  179. struct omap_overlay *ovl1, *ovl2;
  180. struct ovl_priv_data *op1, *op2;
  181. struct omap_overlay_info *info1, *info2;
  182. list_for_each_entry(ovl1, &mgr->overlays, list) {
  183. op1 = get_ovl_priv(ovl1);
  184. info1 = overlay_infos[ovl1->id];
  185. if (info1 == NULL)
  186. continue;
  187. list_for_each_entry(ovl2, &mgr->overlays, list) {
  188. if (ovl1 == ovl2)
  189. continue;
  190. op2 = get_ovl_priv(ovl2);
  191. info2 = overlay_infos[ovl2->id];
  192. if (info2 == NULL)
  193. continue;
  194. if (info1->zorder == info2->zorder) {
  195. DSSERR("overlays %d and %d have the same "
  196. "zorder %d\n",
  197. ovl1->id, ovl2->id, info1->zorder);
  198. return -EINVAL;
  199. }
  200. }
  201. }
  202. return 0;
  203. }
  204. static int dss_mgr_check(struct omap_overlay_manager *mgr,
  205. struct omap_dss_device *dssdev,
  206. struct omap_overlay_manager_info *info,
  207. struct omap_overlay_info **overlay_infos)
  208. {
  209. struct omap_overlay *ovl;
  210. int r;
  211. if (dss_has_feature(FEAT_ALPHA_FREE_ZORDER)) {
  212. r = dss_mgr_check_zorder(mgr, overlay_infos);
  213. if (r)
  214. return r;
  215. }
  216. list_for_each_entry(ovl, &mgr->overlays, list) {
  217. struct omap_overlay_info *oi;
  218. int r;
  219. oi = overlay_infos[ovl->id];
  220. if (oi == NULL)
  221. continue;
  222. r = dss_ovl_check(ovl, oi, dssdev);
  223. if (r)
  224. return r;
  225. }
  226. return 0;
  227. }
  228. static int dss_check_settings_low(struct omap_overlay_manager *mgr,
  229. struct omap_dss_device *dssdev, bool applying)
  230. {
  231. struct omap_overlay_info *oi;
  232. struct omap_overlay_manager_info *mi;
  233. struct omap_overlay *ovl;
  234. struct omap_overlay_info *ois[MAX_DSS_OVERLAYS];
  235. struct ovl_priv_data *op;
  236. struct mgr_priv_data *mp;
  237. mp = get_mgr_priv(mgr);
  238. if (applying && mp->user_info_dirty)
  239. mi = &mp->user_info;
  240. else
  241. mi = &mp->info;
  242. /* collect the infos to be tested into the array */
  243. list_for_each_entry(ovl, &mgr->overlays, list) {
  244. op = get_ovl_priv(ovl);
  245. if (!op->enabled && !op->enabling)
  246. oi = NULL;
  247. else if (applying && op->user_info_dirty)
  248. oi = &op->user_info;
  249. else
  250. oi = &op->info;
  251. ois[ovl->id] = oi;
  252. }
  253. return dss_mgr_check(mgr, dssdev, mi, ois);
  254. }
  255. /*
  256. * check manager and overlay settings using overlay_info from data->info
  257. */
  258. static int dss_check_settings(struct omap_overlay_manager *mgr,
  259. struct omap_dss_device *dssdev)
  260. {
  261. return dss_check_settings_low(mgr, dssdev, false);
  262. }
  263. /*
  264. * check manager and overlay settings using overlay_info from ovl->info if
  265. * dirty and from data->info otherwise
  266. */
  267. static int dss_check_settings_apply(struct omap_overlay_manager *mgr,
  268. struct omap_dss_device *dssdev)
  269. {
  270. return dss_check_settings_low(mgr, dssdev, true);
  271. }
  272. static bool need_isr(void)
  273. {
  274. const int num_mgrs = dss_feat_get_num_mgrs();
  275. int i;
  276. for (i = 0; i < num_mgrs; ++i) {
  277. struct omap_overlay_manager *mgr;
  278. struct mgr_priv_data *mp;
  279. struct omap_overlay *ovl;
  280. mgr = omap_dss_get_overlay_manager(i);
  281. mp = get_mgr_priv(mgr);
  282. if (!mp->enabled)
  283. continue;
  284. if (mgr_manual_update(mgr)) {
  285. /* to catch FRAMEDONE */
  286. if (mp->updating)
  287. return true;
  288. } else {
  289. /* to catch GO bit going down */
  290. if (mp->busy)
  291. return true;
  292. /* to write new values to registers */
  293. if (mp->info_dirty)
  294. return true;
  295. /* to set GO bit */
  296. if (mp->shadow_info_dirty)
  297. return true;
  298. list_for_each_entry(ovl, &mgr->overlays, list) {
  299. struct ovl_priv_data *op;
  300. op = get_ovl_priv(ovl);
  301. /*
  302. * NOTE: we check extra_info flags even for
  303. * disabled overlays, as extra_infos need to be
  304. * always written.
  305. */
  306. /* to write new values to registers */
  307. if (op->extra_info_dirty)
  308. return true;
  309. /* to set GO bit */
  310. if (op->shadow_extra_info_dirty)
  311. return true;
  312. if (!op->enabled)
  313. continue;
  314. /* to write new values to registers */
  315. if (op->info_dirty)
  316. return true;
  317. /* to set GO bit */
  318. if (op->shadow_info_dirty)
  319. return true;
  320. }
  321. }
  322. }
  323. return false;
  324. }
  325. static bool need_go(struct omap_overlay_manager *mgr)
  326. {
  327. struct omap_overlay *ovl;
  328. struct mgr_priv_data *mp;
  329. struct ovl_priv_data *op;
  330. mp = get_mgr_priv(mgr);
  331. if (mp->shadow_info_dirty)
  332. return true;
  333. list_for_each_entry(ovl, &mgr->overlays, list) {
  334. op = get_ovl_priv(ovl);
  335. if (op->shadow_info_dirty || op->shadow_extra_info_dirty)
  336. return true;
  337. }
  338. return false;
  339. }
  340. /* returns true if an extra_info field is currently being updated */
  341. static bool extra_info_update_ongoing(void)
  342. {
  343. const int num_ovls = omap_dss_get_num_overlays();
  344. struct ovl_priv_data *op;
  345. struct omap_overlay *ovl;
  346. struct mgr_priv_data *mp;
  347. int i;
  348. for (i = 0; i < num_ovls; ++i) {
  349. ovl = omap_dss_get_overlay(i);
  350. op = get_ovl_priv(ovl);
  351. mp = get_mgr_priv(ovl->manager);
  352. if (!mp->enabled)
  353. continue;
  354. if (!mp->updating)
  355. continue;
  356. if (op->extra_info_dirty || op->shadow_extra_info_dirty)
  357. return true;
  358. }
  359. return false;
  360. }
  361. /* wait until no extra_info updates are pending */
  362. static void wait_pending_extra_info_updates(void)
  363. {
  364. bool updating;
  365. unsigned long flags;
  366. unsigned long t;
  367. spin_lock_irqsave(&data_lock, flags);
  368. updating = extra_info_update_ongoing();
  369. if (!updating) {
  370. spin_unlock_irqrestore(&data_lock, flags);
  371. return;
  372. }
  373. init_completion(&extra_updated_completion);
  374. spin_unlock_irqrestore(&data_lock, flags);
  375. t = msecs_to_jiffies(500);
  376. wait_for_completion_timeout(&extra_updated_completion, t);
  377. updating = extra_info_update_ongoing();
  378. WARN_ON(updating);
  379. }
  380. int dss_mgr_wait_for_go(struct omap_overlay_manager *mgr)
  381. {
  382. unsigned long timeout = msecs_to_jiffies(500);
  383. struct mgr_priv_data *mp;
  384. u32 irq;
  385. int r;
  386. int i;
  387. struct omap_dss_device *dssdev = mgr->device;
  388. if (!dssdev || dssdev->state != OMAP_DSS_DISPLAY_ACTIVE)
  389. return 0;
  390. if (mgr_manual_update(mgr))
  391. return 0;
  392. irq = dispc_mgr_get_vsync_irq(mgr->id);
  393. mp = get_mgr_priv(mgr);
  394. i = 0;
  395. while (1) {
  396. unsigned long flags;
  397. bool shadow_dirty, dirty;
  398. spin_lock_irqsave(&data_lock, flags);
  399. dirty = mp->info_dirty;
  400. shadow_dirty = mp->shadow_info_dirty;
  401. spin_unlock_irqrestore(&data_lock, flags);
  402. if (!dirty && !shadow_dirty) {
  403. r = 0;
  404. break;
  405. }
  406. /* 4 iterations is the worst case:
  407. * 1 - initial iteration, dirty = true (between VFP and VSYNC)
  408. * 2 - first VSYNC, dirty = true
  409. * 3 - dirty = false, shadow_dirty = true
  410. * 4 - shadow_dirty = false */
  411. if (i++ == 3) {
  412. DSSERR("mgr(%d)->wait_for_go() not finishing\n",
  413. mgr->id);
  414. r = 0;
  415. break;
  416. }
  417. r = omap_dispc_wait_for_irq_interruptible_timeout(irq, timeout);
  418. if (r == -ERESTARTSYS)
  419. break;
  420. if (r) {
  421. DSSERR("mgr(%d)->wait_for_go() timeout\n", mgr->id);
  422. break;
  423. }
  424. }
  425. return r;
  426. }
  427. int dss_mgr_wait_for_go_ovl(struct omap_overlay *ovl)
  428. {
  429. unsigned long timeout = msecs_to_jiffies(500);
  430. struct ovl_priv_data *op;
  431. struct omap_dss_device *dssdev;
  432. u32 irq;
  433. int r;
  434. int i;
  435. if (!ovl->manager)
  436. return 0;
  437. dssdev = ovl->manager->device;
  438. if (!dssdev || dssdev->state != OMAP_DSS_DISPLAY_ACTIVE)
  439. return 0;
  440. if (ovl_manual_update(ovl))
  441. return 0;
  442. irq = dispc_mgr_get_vsync_irq(ovl->manager->id);
  443. op = get_ovl_priv(ovl);
  444. i = 0;
  445. while (1) {
  446. unsigned long flags;
  447. bool shadow_dirty, dirty;
  448. spin_lock_irqsave(&data_lock, flags);
  449. dirty = op->info_dirty;
  450. shadow_dirty = op->shadow_info_dirty;
  451. spin_unlock_irqrestore(&data_lock, flags);
  452. if (!dirty && !shadow_dirty) {
  453. r = 0;
  454. break;
  455. }
  456. /* 4 iterations is the worst case:
  457. * 1 - initial iteration, dirty = true (between VFP and VSYNC)
  458. * 2 - first VSYNC, dirty = true
  459. * 3 - dirty = false, shadow_dirty = true
  460. * 4 - shadow_dirty = false */
  461. if (i++ == 3) {
  462. DSSERR("ovl(%d)->wait_for_go() not finishing\n",
  463. ovl->id);
  464. r = 0;
  465. break;
  466. }
  467. r = omap_dispc_wait_for_irq_interruptible_timeout(irq, timeout);
  468. if (r == -ERESTARTSYS)
  469. break;
  470. if (r) {
  471. DSSERR("ovl(%d)->wait_for_go() timeout\n", ovl->id);
  472. break;
  473. }
  474. }
  475. return r;
  476. }
  477. static void dss_ovl_write_regs(struct omap_overlay *ovl)
  478. {
  479. struct ovl_priv_data *op = get_ovl_priv(ovl);
  480. struct omap_overlay_info *oi;
  481. bool ilace, replication;
  482. struct mgr_priv_data *mp;
  483. int r;
  484. DSSDBGF("%d", ovl->id);
  485. if (!op->enabled || !op->info_dirty)
  486. return;
  487. oi = &op->info;
  488. replication = dss_use_replication(ovl->manager->device, oi->color_mode);
  489. ilace = ovl->manager->device->type == OMAP_DISPLAY_TYPE_VENC;
  490. r = dispc_ovl_setup(ovl->id, oi, ilace, replication);
  491. if (r) {
  492. /*
  493. * We can't do much here, as this function can be called from
  494. * vsync interrupt.
  495. */
  496. DSSERR("dispc_ovl_setup failed for ovl %d\n", ovl->id);
  497. /* This will leave fifo configurations in a nonoptimal state */
  498. op->enabled = false;
  499. dispc_ovl_enable(ovl->id, false);
  500. return;
  501. }
  502. mp = get_mgr_priv(ovl->manager);
  503. op->info_dirty = false;
  504. if (mp->updating)
  505. op->shadow_info_dirty = true;
  506. }
  507. static void dss_ovl_write_regs_extra(struct omap_overlay *ovl)
  508. {
  509. struct ovl_priv_data *op = get_ovl_priv(ovl);
  510. struct mgr_priv_data *mp;
  511. DSSDBGF("%d", ovl->id);
  512. if (!op->extra_info_dirty)
  513. return;
  514. /* note: write also when op->enabled == false, so that the ovl gets
  515. * disabled */
  516. dispc_ovl_enable(ovl->id, op->enabled);
  517. dispc_ovl_set_channel_out(ovl->id, op->channel);
  518. dispc_ovl_set_fifo_threshold(ovl->id, op->fifo_low, op->fifo_high);
  519. mp = get_mgr_priv(ovl->manager);
  520. op->extra_info_dirty = false;
  521. if (mp->updating)
  522. op->shadow_extra_info_dirty = true;
  523. }
  524. static void dss_mgr_write_regs(struct omap_overlay_manager *mgr)
  525. {
  526. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  527. struct omap_overlay *ovl;
  528. DSSDBGF("%d", mgr->id);
  529. if (!mp->enabled)
  530. return;
  531. WARN_ON(mp->busy);
  532. /* Commit overlay settings */
  533. list_for_each_entry(ovl, &mgr->overlays, list) {
  534. dss_ovl_write_regs(ovl);
  535. dss_ovl_write_regs_extra(ovl);
  536. }
  537. if (mp->info_dirty) {
  538. dispc_mgr_setup(mgr->id, &mp->info);
  539. mp->info_dirty = false;
  540. if (mp->updating)
  541. mp->shadow_info_dirty = true;
  542. }
  543. }
  544. static void dss_write_regs(void)
  545. {
  546. const int num_mgrs = omap_dss_get_num_overlay_managers();
  547. int i;
  548. for (i = 0; i < num_mgrs; ++i) {
  549. struct omap_overlay_manager *mgr;
  550. struct mgr_priv_data *mp;
  551. int r;
  552. mgr = omap_dss_get_overlay_manager(i);
  553. mp = get_mgr_priv(mgr);
  554. if (!mp->enabled || mgr_manual_update(mgr) || mp->busy)
  555. continue;
  556. r = dss_check_settings(mgr, mgr->device);
  557. if (r) {
  558. DSSERR("cannot write registers for manager %s: "
  559. "illegal configuration\n", mgr->name);
  560. continue;
  561. }
  562. dss_mgr_write_regs(mgr);
  563. }
  564. }
  565. static void dss_set_go_bits(void)
  566. {
  567. const int num_mgrs = omap_dss_get_num_overlay_managers();
  568. int i;
  569. for (i = 0; i < num_mgrs; ++i) {
  570. struct omap_overlay_manager *mgr;
  571. struct mgr_priv_data *mp;
  572. mgr = omap_dss_get_overlay_manager(i);
  573. mp = get_mgr_priv(mgr);
  574. if (!mp->enabled || mgr_manual_update(mgr) || mp->busy)
  575. continue;
  576. if (!need_go(mgr))
  577. continue;
  578. mp->busy = true;
  579. if (!dss_data.irq_enabled && need_isr())
  580. dss_register_vsync_isr();
  581. dispc_mgr_go(mgr->id);
  582. }
  583. }
  584. void dss_mgr_start_update(struct omap_overlay_manager *mgr)
  585. {
  586. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  587. unsigned long flags;
  588. int r;
  589. spin_lock_irqsave(&data_lock, flags);
  590. WARN_ON(mp->updating);
  591. r = dss_check_settings(mgr, mgr->device);
  592. if (r) {
  593. DSSERR("cannot start manual update: illegal configuration\n");
  594. spin_unlock_irqrestore(&data_lock, flags);
  595. return;
  596. }
  597. dss_mgr_write_regs(mgr);
  598. mp->updating = true;
  599. if (!dss_data.irq_enabled && need_isr())
  600. dss_register_vsync_isr();
  601. dispc_mgr_enable(mgr->id, true);
  602. spin_unlock_irqrestore(&data_lock, flags);
  603. }
  604. static void dss_apply_irq_handler(void *data, u32 mask);
  605. static void dss_register_vsync_isr(void)
  606. {
  607. const int num_mgrs = dss_feat_get_num_mgrs();
  608. u32 mask;
  609. int r, i;
  610. mask = 0;
  611. for (i = 0; i < num_mgrs; ++i)
  612. mask |= dispc_mgr_get_vsync_irq(i);
  613. for (i = 0; i < num_mgrs; ++i)
  614. mask |= dispc_mgr_get_framedone_irq(i);
  615. r = omap_dispc_register_isr(dss_apply_irq_handler, NULL, mask);
  616. WARN_ON(r);
  617. dss_data.irq_enabled = true;
  618. }
  619. static void dss_unregister_vsync_isr(void)
  620. {
  621. const int num_mgrs = dss_feat_get_num_mgrs();
  622. u32 mask;
  623. int r, i;
  624. mask = 0;
  625. for (i = 0; i < num_mgrs; ++i)
  626. mask |= dispc_mgr_get_vsync_irq(i);
  627. for (i = 0; i < num_mgrs; ++i)
  628. mask |= dispc_mgr_get_framedone_irq(i);
  629. r = omap_dispc_unregister_isr(dss_apply_irq_handler, NULL, mask);
  630. WARN_ON(r);
  631. dss_data.irq_enabled = false;
  632. }
  633. static void mgr_clear_shadow_dirty(struct omap_overlay_manager *mgr)
  634. {
  635. struct omap_overlay *ovl;
  636. struct mgr_priv_data *mp;
  637. struct ovl_priv_data *op;
  638. mp = get_mgr_priv(mgr);
  639. mp->shadow_info_dirty = false;
  640. list_for_each_entry(ovl, &mgr->overlays, list) {
  641. op = get_ovl_priv(ovl);
  642. op->shadow_info_dirty = false;
  643. op->shadow_extra_info_dirty = false;
  644. }
  645. }
  646. static void dss_apply_irq_handler(void *data, u32 mask)
  647. {
  648. const int num_mgrs = dss_feat_get_num_mgrs();
  649. int i;
  650. bool extra_updating;
  651. spin_lock(&data_lock);
  652. /* clear busy, updating flags, shadow_dirty flags */
  653. for (i = 0; i < num_mgrs; i++) {
  654. struct omap_overlay_manager *mgr;
  655. struct mgr_priv_data *mp;
  656. bool was_updating;
  657. mgr = omap_dss_get_overlay_manager(i);
  658. mp = get_mgr_priv(mgr);
  659. if (!mp->enabled)
  660. continue;
  661. was_updating = mp->updating;
  662. mp->updating = dispc_mgr_is_enabled(i);
  663. if (!mgr_manual_update(mgr)) {
  664. bool was_busy = mp->busy;
  665. mp->busy = dispc_mgr_go_busy(i);
  666. if (was_busy && !mp->busy)
  667. mgr_clear_shadow_dirty(mgr);
  668. } else {
  669. if (was_updating && !mp->updating)
  670. mgr_clear_shadow_dirty(mgr);
  671. }
  672. }
  673. dss_write_regs();
  674. dss_set_go_bits();
  675. extra_updating = extra_info_update_ongoing();
  676. if (!extra_updating)
  677. complete_all(&extra_updated_completion);
  678. if (!need_isr())
  679. dss_unregister_vsync_isr();
  680. spin_unlock(&data_lock);
  681. }
  682. static void omap_dss_mgr_apply_ovl(struct omap_overlay *ovl)
  683. {
  684. struct ovl_priv_data *op;
  685. op = get_ovl_priv(ovl);
  686. if (!op->user_info_dirty)
  687. return;
  688. op->user_info_dirty = false;
  689. op->info_dirty = true;
  690. op->info = op->user_info;
  691. }
  692. static void omap_dss_mgr_apply_mgr(struct omap_overlay_manager *mgr)
  693. {
  694. struct mgr_priv_data *mp;
  695. mp = get_mgr_priv(mgr);
  696. if (!mp->user_info_dirty)
  697. return;
  698. mp->user_info_dirty = false;
  699. mp->info_dirty = true;
  700. mp->info = mp->user_info;
  701. }
  702. int omap_dss_mgr_apply(struct omap_overlay_manager *mgr)
  703. {
  704. unsigned long flags;
  705. struct omap_overlay *ovl;
  706. int r;
  707. DSSDBG("omap_dss_mgr_apply(%s)\n", mgr->name);
  708. spin_lock_irqsave(&data_lock, flags);
  709. r = dss_check_settings_apply(mgr, mgr->device);
  710. if (r) {
  711. spin_unlock_irqrestore(&data_lock, flags);
  712. DSSERR("failed to apply settings: illegal configuration.\n");
  713. return r;
  714. }
  715. /* Configure overlays */
  716. list_for_each_entry(ovl, &mgr->overlays, list)
  717. omap_dss_mgr_apply_ovl(ovl);
  718. /* Configure manager */
  719. omap_dss_mgr_apply_mgr(mgr);
  720. dss_write_regs();
  721. dss_set_go_bits();
  722. spin_unlock_irqrestore(&data_lock, flags);
  723. return 0;
  724. }
  725. static void dss_apply_ovl_enable(struct omap_overlay *ovl, bool enable)
  726. {
  727. struct ovl_priv_data *op;
  728. op = get_ovl_priv(ovl);
  729. if (op->enabled == enable)
  730. return;
  731. op->enabled = enable;
  732. op->extra_info_dirty = true;
  733. }
  734. static void dss_ovl_setup_fifo(struct omap_overlay *ovl)
  735. {
  736. struct ovl_priv_data *op = get_ovl_priv(ovl);
  737. struct omap_dss_device *dssdev;
  738. u32 size, burst_size;
  739. u32 fifo_low, fifo_high;
  740. dssdev = ovl->manager->device;
  741. size = dispc_ovl_get_fifo_size(ovl->id);
  742. burst_size = dispc_ovl_get_burst_size(ovl->id);
  743. switch (dssdev->type) {
  744. case OMAP_DISPLAY_TYPE_DPI:
  745. case OMAP_DISPLAY_TYPE_DBI:
  746. case OMAP_DISPLAY_TYPE_SDI:
  747. case OMAP_DISPLAY_TYPE_VENC:
  748. case OMAP_DISPLAY_TYPE_HDMI:
  749. default_get_overlay_fifo_thresholds(ovl->id, size,
  750. burst_size, &fifo_low, &fifo_high);
  751. break;
  752. #ifdef CONFIG_OMAP2_DSS_DSI
  753. case OMAP_DISPLAY_TYPE_DSI:
  754. dsi_get_overlay_fifo_thresholds(ovl->id, size,
  755. burst_size, &fifo_low, &fifo_high);
  756. break;
  757. #endif
  758. default:
  759. BUG();
  760. }
  761. op->fifo_low = fifo_low;
  762. op->fifo_high = fifo_high;
  763. op->extra_info_dirty = true;
  764. }
  765. static void dss_mgr_setup_fifos(struct omap_overlay_manager *mgr)
  766. {
  767. struct omap_overlay *ovl;
  768. struct ovl_priv_data *op;
  769. struct mgr_priv_data *mp;
  770. mp = get_mgr_priv(mgr);
  771. if (!mp->enabled)
  772. return;
  773. list_for_each_entry(ovl, &mgr->overlays, list) {
  774. op = get_ovl_priv(ovl);
  775. if (!op->enabled && !op->enabling)
  776. continue;
  777. dss_ovl_setup_fifo(ovl);
  778. }
  779. }
  780. int dss_mgr_enable(struct omap_overlay_manager *mgr)
  781. {
  782. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  783. unsigned long flags;
  784. int r;
  785. mutex_lock(&apply_lock);
  786. if (mp->enabled)
  787. goto out;
  788. spin_lock_irqsave(&data_lock, flags);
  789. mp->enabled = true;
  790. r = dss_check_settings(mgr, mgr->device);
  791. mp->enabled = false;
  792. if (r) {
  793. DSSERR("failed to enable manager %d: check_settings failed\n",
  794. mgr->id);
  795. goto err;
  796. }
  797. mp->enabled = true;
  798. dss_mgr_setup_fifos(mgr);
  799. dss_write_regs();
  800. dss_set_go_bits();
  801. if (!mgr_manual_update(mgr))
  802. mp->updating = true;
  803. spin_unlock_irqrestore(&data_lock, flags);
  804. if (!mgr_manual_update(mgr))
  805. dispc_mgr_enable(mgr->id, true);
  806. out:
  807. mutex_unlock(&apply_lock);
  808. return 0;
  809. err:
  810. spin_unlock_irqrestore(&data_lock, flags);
  811. mutex_unlock(&apply_lock);
  812. return r;
  813. }
  814. void dss_mgr_disable(struct omap_overlay_manager *mgr)
  815. {
  816. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  817. unsigned long flags;
  818. mutex_lock(&apply_lock);
  819. if (!mp->enabled)
  820. goto out;
  821. if (!mgr_manual_update(mgr))
  822. dispc_mgr_enable(mgr->id, false);
  823. spin_lock_irqsave(&data_lock, flags);
  824. mp->updating = false;
  825. mp->enabled = false;
  826. spin_unlock_irqrestore(&data_lock, flags);
  827. out:
  828. mutex_unlock(&apply_lock);
  829. }
  830. static int dss_mgr_simple_check(struct omap_overlay_manager *mgr,
  831. const struct omap_overlay_manager_info *info)
  832. {
  833. if (dss_has_feature(FEAT_ALPHA_FIXED_ZORDER)) {
  834. /*
  835. * OMAP3 supports only graphics source transparency color key
  836. * and alpha blending simultaneously. See TRM 15.4.2.4.2.2
  837. * Alpha Mode.
  838. */
  839. if (info->partial_alpha_enabled && info->trans_enabled
  840. && info->trans_key_type != OMAP_DSS_COLOR_KEY_GFX_DST) {
  841. DSSERR("check_manager: illegal transparency key\n");
  842. return -EINVAL;
  843. }
  844. }
  845. return 0;
  846. }
  847. int dss_mgr_set_info(struct omap_overlay_manager *mgr,
  848. struct omap_overlay_manager_info *info)
  849. {
  850. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  851. unsigned long flags;
  852. int r;
  853. r = dss_mgr_simple_check(mgr, info);
  854. if (r)
  855. return r;
  856. spin_lock_irqsave(&data_lock, flags);
  857. mp->user_info = *info;
  858. mp->user_info_dirty = true;
  859. spin_unlock_irqrestore(&data_lock, flags);
  860. return 0;
  861. }
  862. void dss_mgr_get_info(struct omap_overlay_manager *mgr,
  863. struct omap_overlay_manager_info *info)
  864. {
  865. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  866. unsigned long flags;
  867. spin_lock_irqsave(&data_lock, flags);
  868. *info = mp->user_info;
  869. spin_unlock_irqrestore(&data_lock, flags);
  870. }
  871. int dss_mgr_set_device(struct omap_overlay_manager *mgr,
  872. struct omap_dss_device *dssdev)
  873. {
  874. int r;
  875. mutex_lock(&apply_lock);
  876. if (dssdev->manager) {
  877. DSSERR("display '%s' already has a manager '%s'\n",
  878. dssdev->name, dssdev->manager->name);
  879. r = -EINVAL;
  880. goto err;
  881. }
  882. if ((mgr->supported_displays & dssdev->type) == 0) {
  883. DSSERR("display '%s' does not support manager '%s'\n",
  884. dssdev->name, mgr->name);
  885. r = -EINVAL;
  886. goto err;
  887. }
  888. dssdev->manager = mgr;
  889. mgr->device = dssdev;
  890. mutex_unlock(&apply_lock);
  891. return 0;
  892. err:
  893. mutex_unlock(&apply_lock);
  894. return r;
  895. }
  896. int dss_mgr_unset_device(struct omap_overlay_manager *mgr)
  897. {
  898. int r;
  899. mutex_lock(&apply_lock);
  900. if (!mgr->device) {
  901. DSSERR("failed to unset display, display not set.\n");
  902. r = -EINVAL;
  903. goto err;
  904. }
  905. /*
  906. * Don't allow currently enabled displays to have the overlay manager
  907. * pulled out from underneath them
  908. */
  909. if (mgr->device->state != OMAP_DSS_DISPLAY_DISABLED) {
  910. r = -EINVAL;
  911. goto err;
  912. }
  913. mgr->device->manager = NULL;
  914. mgr->device = NULL;
  915. mutex_unlock(&apply_lock);
  916. return 0;
  917. err:
  918. mutex_unlock(&apply_lock);
  919. return r;
  920. }
  921. static int dss_ovl_simple_check(struct omap_overlay *ovl,
  922. const struct omap_overlay_info *info)
  923. {
  924. if (info->paddr == 0) {
  925. DSSERR("check_overlay: paddr cannot be 0\n");
  926. return -EINVAL;
  927. }
  928. if ((ovl->caps & OMAP_DSS_OVL_CAP_SCALE) == 0) {
  929. if (info->out_width != 0 && info->width != info->out_width) {
  930. DSSERR("check_overlay: overlay %d doesn't support "
  931. "scaling\n", ovl->id);
  932. return -EINVAL;
  933. }
  934. if (info->out_height != 0 && info->height != info->out_height) {
  935. DSSERR("check_overlay: overlay %d doesn't support "
  936. "scaling\n", ovl->id);
  937. return -EINVAL;
  938. }
  939. }
  940. if ((ovl->supported_modes & info->color_mode) == 0) {
  941. DSSERR("check_overlay: overlay %d doesn't support mode %d\n",
  942. ovl->id, info->color_mode);
  943. return -EINVAL;
  944. }
  945. if (info->zorder >= omap_dss_get_num_overlays()) {
  946. DSSERR("check_overlay: zorder %d too high\n", info->zorder);
  947. return -EINVAL;
  948. }
  949. return 0;
  950. }
  951. int dss_ovl_set_info(struct omap_overlay *ovl,
  952. struct omap_overlay_info *info)
  953. {
  954. struct ovl_priv_data *op = get_ovl_priv(ovl);
  955. unsigned long flags;
  956. int r;
  957. r = dss_ovl_simple_check(ovl, info);
  958. if (r)
  959. return r;
  960. spin_lock_irqsave(&data_lock, flags);
  961. op->user_info = *info;
  962. op->user_info_dirty = true;
  963. spin_unlock_irqrestore(&data_lock, flags);
  964. return 0;
  965. }
  966. void dss_ovl_get_info(struct omap_overlay *ovl,
  967. struct omap_overlay_info *info)
  968. {
  969. struct ovl_priv_data *op = get_ovl_priv(ovl);
  970. unsigned long flags;
  971. spin_lock_irqsave(&data_lock, flags);
  972. *info = op->user_info;
  973. spin_unlock_irqrestore(&data_lock, flags);
  974. }
  975. int dss_ovl_set_manager(struct omap_overlay *ovl,
  976. struct omap_overlay_manager *mgr)
  977. {
  978. struct ovl_priv_data *op = get_ovl_priv(ovl);
  979. unsigned long flags;
  980. int r;
  981. if (!mgr)
  982. return -EINVAL;
  983. mutex_lock(&apply_lock);
  984. if (ovl->manager) {
  985. DSSERR("overlay '%s' already has a manager '%s'\n",
  986. ovl->name, ovl->manager->name);
  987. r = -EINVAL;
  988. goto err;
  989. }
  990. spin_lock_irqsave(&data_lock, flags);
  991. if (op->enabled) {
  992. spin_unlock_irqrestore(&data_lock, flags);
  993. DSSERR("overlay has to be disabled to change the manager\n");
  994. r = -EINVAL;
  995. goto err;
  996. }
  997. op->channel = mgr->id;
  998. op->extra_info_dirty = true;
  999. ovl->manager = mgr;
  1000. list_add_tail(&ovl->list, &mgr->overlays);
  1001. spin_unlock_irqrestore(&data_lock, flags);
  1002. /* XXX: When there is an overlay on a DSI manual update display, and
  1003. * the overlay is first disabled, then moved to tv, and enabled, we
  1004. * seem to get SYNC_LOST_DIGIT error.
  1005. *
  1006. * Waiting doesn't seem to help, but updating the manual update display
  1007. * after disabling the overlay seems to fix this. This hints that the
  1008. * overlay is perhaps somehow tied to the LCD output until the output
  1009. * is updated.
  1010. *
  1011. * Userspace workaround for this is to update the LCD after disabling
  1012. * the overlay, but before moving the overlay to TV.
  1013. */
  1014. mutex_unlock(&apply_lock);
  1015. return 0;
  1016. err:
  1017. mutex_unlock(&apply_lock);
  1018. return r;
  1019. }
  1020. int dss_ovl_unset_manager(struct omap_overlay *ovl)
  1021. {
  1022. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1023. unsigned long flags;
  1024. int r;
  1025. mutex_lock(&apply_lock);
  1026. if (!ovl->manager) {
  1027. DSSERR("failed to detach overlay: manager not set\n");
  1028. r = -EINVAL;
  1029. goto err;
  1030. }
  1031. spin_lock_irqsave(&data_lock, flags);
  1032. if (op->enabled) {
  1033. spin_unlock_irqrestore(&data_lock, flags);
  1034. DSSERR("overlay has to be disabled to unset the manager\n");
  1035. r = -EINVAL;
  1036. goto err;
  1037. }
  1038. op->channel = -1;
  1039. ovl->manager = NULL;
  1040. list_del(&ovl->list);
  1041. spin_unlock_irqrestore(&data_lock, flags);
  1042. mutex_unlock(&apply_lock);
  1043. return 0;
  1044. err:
  1045. mutex_unlock(&apply_lock);
  1046. return r;
  1047. }
  1048. bool dss_ovl_is_enabled(struct omap_overlay *ovl)
  1049. {
  1050. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1051. unsigned long flags;
  1052. bool e;
  1053. spin_lock_irqsave(&data_lock, flags);
  1054. e = op->enabled;
  1055. spin_unlock_irqrestore(&data_lock, flags);
  1056. return e;
  1057. }
  1058. int dss_ovl_enable(struct omap_overlay *ovl)
  1059. {
  1060. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1061. unsigned long flags;
  1062. int r;
  1063. mutex_lock(&apply_lock);
  1064. if (op->enabled) {
  1065. r = 0;
  1066. goto err1;
  1067. }
  1068. if (ovl->manager == NULL || ovl->manager->device == NULL) {
  1069. r = -EINVAL;
  1070. goto err1;
  1071. }
  1072. spin_lock_irqsave(&data_lock, flags);
  1073. op->enabling = true;
  1074. r = dss_check_settings(ovl->manager, ovl->manager->device);
  1075. if (r) {
  1076. DSSERR("failed to enable overlay %d: check_settings failed\n",
  1077. ovl->id);
  1078. goto err2;
  1079. }
  1080. dss_ovl_setup_fifo(ovl);
  1081. op->enabling = false;
  1082. dss_apply_ovl_enable(ovl, true);
  1083. dss_write_regs();
  1084. dss_set_go_bits();
  1085. spin_unlock_irqrestore(&data_lock, flags);
  1086. mutex_unlock(&apply_lock);
  1087. return 0;
  1088. err2:
  1089. op->enabling = false;
  1090. spin_unlock_irqrestore(&data_lock, flags);
  1091. err1:
  1092. mutex_unlock(&apply_lock);
  1093. return r;
  1094. }
  1095. int dss_ovl_disable(struct omap_overlay *ovl)
  1096. {
  1097. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1098. unsigned long flags;
  1099. int r;
  1100. mutex_lock(&apply_lock);
  1101. if (!op->enabled) {
  1102. r = 0;
  1103. goto err;
  1104. }
  1105. if (ovl->manager == NULL || ovl->manager->device == NULL) {
  1106. r = -EINVAL;
  1107. goto err;
  1108. }
  1109. spin_lock_irqsave(&data_lock, flags);
  1110. dss_apply_ovl_enable(ovl, false);
  1111. dss_write_regs();
  1112. dss_set_go_bits();
  1113. spin_unlock_irqrestore(&data_lock, flags);
  1114. mutex_unlock(&apply_lock);
  1115. return 0;
  1116. err:
  1117. mutex_unlock(&apply_lock);
  1118. return r;
  1119. }