wm831x-dcdc.c 26 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053
  1. /*
  2. * wm831x-dcdc.c -- DC-DC buck convertor driver for the WM831x series
  3. *
  4. * Copyright 2009 Wolfson Microelectronics PLC.
  5. *
  6. * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of the GNU General Public License as published by the
  10. * Free Software Foundation; either version 2 of the License, or (at your
  11. * option) any later version.
  12. */
  13. #include <linux/module.h>
  14. #include <linux/moduleparam.h>
  15. #include <linux/init.h>
  16. #include <linux/bitops.h>
  17. #include <linux/err.h>
  18. #include <linux/i2c.h>
  19. #include <linux/platform_device.h>
  20. #include <linux/regulator/driver.h>
  21. #include <linux/regulator/machine.h>
  22. #include <linux/gpio.h>
  23. #include <linux/slab.h>
  24. #include <linux/mfd/wm831x/core.h>
  25. #include <linux/mfd/wm831x/regulator.h>
  26. #include <linux/mfd/wm831x/pdata.h>
  27. #define WM831X_BUCKV_MAX_SELECTOR 0x68
  28. #define WM831X_BUCKP_MAX_SELECTOR 0x66
  29. #define WM831X_DCDC_MODE_FAST 0
  30. #define WM831X_DCDC_MODE_NORMAL 1
  31. #define WM831X_DCDC_MODE_IDLE 2
  32. #define WM831X_DCDC_MODE_STANDBY 3
  33. #define WM831X_DCDC_MAX_NAME 6
  34. /* Register offsets in control block */
  35. #define WM831X_DCDC_CONTROL_1 0
  36. #define WM831X_DCDC_CONTROL_2 1
  37. #define WM831X_DCDC_ON_CONFIG 2
  38. #define WM831X_DCDC_SLEEP_CONTROL 3
  39. #define WM831X_DCDC_DVS_CONTROL 4
  40. /*
  41. * Shared
  42. */
  43. struct wm831x_dcdc {
  44. char name[WM831X_DCDC_MAX_NAME];
  45. struct regulator_desc desc;
  46. int base;
  47. struct wm831x *wm831x;
  48. struct regulator_dev *regulator;
  49. int dvs_gpio;
  50. int dvs_gpio_state;
  51. int on_vsel;
  52. int dvs_vsel;
  53. };
  54. static int wm831x_dcdc_is_enabled(struct regulator_dev *rdev)
  55. {
  56. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  57. struct wm831x *wm831x = dcdc->wm831x;
  58. int mask = 1 << rdev_get_id(rdev);
  59. int reg;
  60. reg = wm831x_reg_read(wm831x, WM831X_DCDC_ENABLE);
  61. if (reg < 0)
  62. return reg;
  63. if (reg & mask)
  64. return 1;
  65. else
  66. return 0;
  67. }
  68. static int wm831x_dcdc_enable(struct regulator_dev *rdev)
  69. {
  70. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  71. struct wm831x *wm831x = dcdc->wm831x;
  72. int mask = 1 << rdev_get_id(rdev);
  73. return wm831x_set_bits(wm831x, WM831X_DCDC_ENABLE, mask, mask);
  74. }
  75. static int wm831x_dcdc_disable(struct regulator_dev *rdev)
  76. {
  77. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  78. struct wm831x *wm831x = dcdc->wm831x;
  79. int mask = 1 << rdev_get_id(rdev);
  80. return wm831x_set_bits(wm831x, WM831X_DCDC_ENABLE, mask, 0);
  81. }
  82. static unsigned int wm831x_dcdc_get_mode(struct regulator_dev *rdev)
  83. {
  84. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  85. struct wm831x *wm831x = dcdc->wm831x;
  86. u16 reg = dcdc->base + WM831X_DCDC_ON_CONFIG;
  87. int val;
  88. val = wm831x_reg_read(wm831x, reg);
  89. if (val < 0)
  90. return val;
  91. val = (val & WM831X_DC1_ON_MODE_MASK) >> WM831X_DC1_ON_MODE_SHIFT;
  92. switch (val) {
  93. case WM831X_DCDC_MODE_FAST:
  94. return REGULATOR_MODE_FAST;
  95. case WM831X_DCDC_MODE_NORMAL:
  96. return REGULATOR_MODE_NORMAL;
  97. case WM831X_DCDC_MODE_STANDBY:
  98. return REGULATOR_MODE_STANDBY;
  99. case WM831X_DCDC_MODE_IDLE:
  100. return REGULATOR_MODE_IDLE;
  101. default:
  102. BUG();
  103. return -EINVAL;
  104. }
  105. }
  106. static int wm831x_dcdc_set_mode_int(struct wm831x *wm831x, int reg,
  107. unsigned int mode)
  108. {
  109. int val;
  110. switch (mode) {
  111. case REGULATOR_MODE_FAST:
  112. val = WM831X_DCDC_MODE_FAST;
  113. break;
  114. case REGULATOR_MODE_NORMAL:
  115. val = WM831X_DCDC_MODE_NORMAL;
  116. break;
  117. case REGULATOR_MODE_STANDBY:
  118. val = WM831X_DCDC_MODE_STANDBY;
  119. break;
  120. case REGULATOR_MODE_IDLE:
  121. val = WM831X_DCDC_MODE_IDLE;
  122. break;
  123. default:
  124. return -EINVAL;
  125. }
  126. return wm831x_set_bits(wm831x, reg, WM831X_DC1_ON_MODE_MASK,
  127. val << WM831X_DC1_ON_MODE_SHIFT);
  128. }
  129. static int wm831x_dcdc_set_mode(struct regulator_dev *rdev, unsigned int mode)
  130. {
  131. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  132. struct wm831x *wm831x = dcdc->wm831x;
  133. u16 reg = dcdc->base + WM831X_DCDC_ON_CONFIG;
  134. return wm831x_dcdc_set_mode_int(wm831x, reg, mode);
  135. }
  136. static int wm831x_dcdc_set_suspend_mode(struct regulator_dev *rdev,
  137. unsigned int mode)
  138. {
  139. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  140. struct wm831x *wm831x = dcdc->wm831x;
  141. u16 reg = dcdc->base + WM831X_DCDC_SLEEP_CONTROL;
  142. return wm831x_dcdc_set_mode_int(wm831x, reg, mode);
  143. }
  144. static int wm831x_dcdc_get_status(struct regulator_dev *rdev)
  145. {
  146. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  147. struct wm831x *wm831x = dcdc->wm831x;
  148. int ret;
  149. /* First, check for errors */
  150. ret = wm831x_reg_read(wm831x, WM831X_DCDC_UV_STATUS);
  151. if (ret < 0)
  152. return ret;
  153. if (ret & (1 << rdev_get_id(rdev))) {
  154. dev_dbg(wm831x->dev, "DCDC%d under voltage\n",
  155. rdev_get_id(rdev) + 1);
  156. return REGULATOR_STATUS_ERROR;
  157. }
  158. /* DCDC1 and DCDC2 can additionally detect high voltage/current */
  159. if (rdev_get_id(rdev) < 2) {
  160. if (ret & (WM831X_DC1_OV_STS << rdev_get_id(rdev))) {
  161. dev_dbg(wm831x->dev, "DCDC%d over voltage\n",
  162. rdev_get_id(rdev) + 1);
  163. return REGULATOR_STATUS_ERROR;
  164. }
  165. if (ret & (WM831X_DC1_HC_STS << rdev_get_id(rdev))) {
  166. dev_dbg(wm831x->dev, "DCDC%d over current\n",
  167. rdev_get_id(rdev) + 1);
  168. return REGULATOR_STATUS_ERROR;
  169. }
  170. }
  171. /* Is the regulator on? */
  172. ret = wm831x_reg_read(wm831x, WM831X_DCDC_STATUS);
  173. if (ret < 0)
  174. return ret;
  175. if (!(ret & (1 << rdev_get_id(rdev))))
  176. return REGULATOR_STATUS_OFF;
  177. /* TODO: When we handle hardware control modes so we can report the
  178. * current mode. */
  179. return REGULATOR_STATUS_ON;
  180. }
  181. static irqreturn_t wm831x_dcdc_uv_irq(int irq, void *data)
  182. {
  183. struct wm831x_dcdc *dcdc = data;
  184. regulator_notifier_call_chain(dcdc->regulator,
  185. REGULATOR_EVENT_UNDER_VOLTAGE,
  186. NULL);
  187. return IRQ_HANDLED;
  188. }
  189. static irqreturn_t wm831x_dcdc_oc_irq(int irq, void *data)
  190. {
  191. struct wm831x_dcdc *dcdc = data;
  192. regulator_notifier_call_chain(dcdc->regulator,
  193. REGULATOR_EVENT_OVER_CURRENT,
  194. NULL);
  195. return IRQ_HANDLED;
  196. }
  197. /*
  198. * BUCKV specifics
  199. */
  200. static int wm831x_buckv_list_voltage(struct regulator_dev *rdev,
  201. unsigned selector)
  202. {
  203. if (selector <= 0x8)
  204. return 600000;
  205. if (selector <= WM831X_BUCKV_MAX_SELECTOR)
  206. return 600000 + ((selector - 0x8) * 12500);
  207. return -EINVAL;
  208. }
  209. static int wm831x_buckv_select_min_voltage(struct regulator_dev *rdev,
  210. int min_uV, int max_uV)
  211. {
  212. u16 vsel;
  213. if (min_uV < 600000)
  214. vsel = 0;
  215. else if (min_uV <= 1800000)
  216. vsel = ((min_uV - 600000) / 12500) + 8;
  217. else
  218. return -EINVAL;
  219. if (wm831x_buckv_list_voltage(rdev, vsel) > max_uV)
  220. return -EINVAL;
  221. return vsel;
  222. }
  223. static int wm831x_buckv_set_dvs(struct regulator_dev *rdev, int state)
  224. {
  225. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  226. if (state == dcdc->dvs_gpio_state)
  227. return 0;
  228. dcdc->dvs_gpio_state = state;
  229. gpio_set_value(dcdc->dvs_gpio, state);
  230. /* Should wait for DVS state change to be asserted if we have
  231. * a GPIO for it, for now assume the device is configured
  232. * for the fastest possible transition.
  233. */
  234. return 0;
  235. }
  236. static int wm831x_buckv_set_voltage(struct regulator_dev *rdev,
  237. int min_uV, int max_uV, unsigned *selector)
  238. {
  239. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  240. struct wm831x *wm831x = dcdc->wm831x;
  241. int on_reg = dcdc->base + WM831X_DCDC_ON_CONFIG;
  242. int dvs_reg = dcdc->base + WM831X_DCDC_DVS_CONTROL;
  243. int vsel, ret;
  244. vsel = wm831x_buckv_select_min_voltage(rdev, min_uV, max_uV);
  245. if (vsel < 0)
  246. return vsel;
  247. *selector = vsel;
  248. /* If this value is already set then do a GPIO update if we can */
  249. if (dcdc->dvs_gpio && dcdc->on_vsel == vsel)
  250. return wm831x_buckv_set_dvs(rdev, 0);
  251. if (dcdc->dvs_gpio && dcdc->dvs_vsel == vsel)
  252. return wm831x_buckv_set_dvs(rdev, 1);
  253. /* Always set the ON status to the minimum voltage */
  254. ret = wm831x_set_bits(wm831x, on_reg, WM831X_DC1_ON_VSEL_MASK, vsel);
  255. if (ret < 0)
  256. return ret;
  257. dcdc->on_vsel = vsel;
  258. if (!dcdc->dvs_gpio)
  259. return ret;
  260. /* Kick the voltage transition now */
  261. ret = wm831x_buckv_set_dvs(rdev, 0);
  262. if (ret < 0)
  263. return ret;
  264. /*
  265. * If this VSEL is higher than the last one we've seen then
  266. * remember it as the DVS VSEL. This is optimised for CPUfreq
  267. * usage where we want to get to the highest voltage very
  268. * quickly.
  269. */
  270. if (vsel > dcdc->dvs_vsel) {
  271. ret = wm831x_set_bits(wm831x, dvs_reg,
  272. WM831X_DC1_DVS_VSEL_MASK,
  273. dcdc->dvs_vsel);
  274. if (ret == 0)
  275. dcdc->dvs_vsel = vsel;
  276. else
  277. dev_warn(wm831x->dev,
  278. "Failed to set DCDC DVS VSEL: %d\n", ret);
  279. }
  280. return 0;
  281. }
  282. static int wm831x_buckv_set_suspend_voltage(struct regulator_dev *rdev,
  283. int uV)
  284. {
  285. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  286. struct wm831x *wm831x = dcdc->wm831x;
  287. u16 reg = dcdc->base + WM831X_DCDC_SLEEP_CONTROL;
  288. int vsel;
  289. vsel = wm831x_buckv_select_min_voltage(rdev, uV, uV);
  290. if (vsel < 0)
  291. return vsel;
  292. return wm831x_set_bits(wm831x, reg, WM831X_DC1_SLP_VSEL_MASK, vsel);
  293. }
  294. static int wm831x_buckv_get_voltage_sel(struct regulator_dev *rdev)
  295. {
  296. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  297. if (dcdc->dvs_gpio && dcdc->dvs_gpio_state)
  298. return dcdc->dvs_vsel;
  299. else
  300. return dcdc->on_vsel;
  301. }
  302. /* Current limit options */
  303. static u16 wm831x_dcdc_ilim[] = {
  304. 125, 250, 375, 500, 625, 750, 875, 1000
  305. };
  306. static int wm831x_buckv_set_current_limit(struct regulator_dev *rdev,
  307. int min_uA, int max_uA)
  308. {
  309. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  310. struct wm831x *wm831x = dcdc->wm831x;
  311. u16 reg = dcdc->base + WM831X_DCDC_CONTROL_2;
  312. int i;
  313. for (i = 0; i < ARRAY_SIZE(wm831x_dcdc_ilim); i++) {
  314. if ((min_uA <= wm831x_dcdc_ilim[i]) &&
  315. (wm831x_dcdc_ilim[i] <= max_uA))
  316. break;
  317. }
  318. if (i == ARRAY_SIZE(wm831x_dcdc_ilim))
  319. return -EINVAL;
  320. return wm831x_set_bits(wm831x, reg, WM831X_DC1_HC_THR_MASK,
  321. i << WM831X_DC1_HC_THR_SHIFT);
  322. }
  323. static int wm831x_buckv_get_current_limit(struct regulator_dev *rdev)
  324. {
  325. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  326. struct wm831x *wm831x = dcdc->wm831x;
  327. u16 reg = dcdc->base + WM831X_DCDC_CONTROL_2;
  328. int val;
  329. val = wm831x_reg_read(wm831x, reg);
  330. if (val < 0)
  331. return val;
  332. val = (val & WM831X_DC1_HC_THR_MASK) >> WM831X_DC1_HC_THR_SHIFT;
  333. return wm831x_dcdc_ilim[val];
  334. }
  335. static struct regulator_ops wm831x_buckv_ops = {
  336. .set_voltage = wm831x_buckv_set_voltage,
  337. .get_voltage_sel = wm831x_buckv_get_voltage_sel,
  338. .list_voltage = wm831x_buckv_list_voltage,
  339. .set_suspend_voltage = wm831x_buckv_set_suspend_voltage,
  340. .set_current_limit = wm831x_buckv_set_current_limit,
  341. .get_current_limit = wm831x_buckv_get_current_limit,
  342. .is_enabled = wm831x_dcdc_is_enabled,
  343. .enable = wm831x_dcdc_enable,
  344. .disable = wm831x_dcdc_disable,
  345. .get_status = wm831x_dcdc_get_status,
  346. .get_mode = wm831x_dcdc_get_mode,
  347. .set_mode = wm831x_dcdc_set_mode,
  348. .set_suspend_mode = wm831x_dcdc_set_suspend_mode,
  349. };
  350. /*
  351. * Set up DVS control. We just log errors since we can still run
  352. * (with reduced performance) if we fail.
  353. */
  354. static __devinit void wm831x_buckv_dvs_init(struct wm831x_dcdc *dcdc,
  355. struct wm831x_buckv_pdata *pdata)
  356. {
  357. struct wm831x *wm831x = dcdc->wm831x;
  358. int ret;
  359. u16 ctrl;
  360. if (!pdata || !pdata->dvs_gpio)
  361. return;
  362. ret = gpio_request(pdata->dvs_gpio, "DCDC DVS");
  363. if (ret < 0) {
  364. dev_err(wm831x->dev, "Failed to get %s DVS GPIO: %d\n",
  365. dcdc->name, ret);
  366. return;
  367. }
  368. /* gpiolib won't let us read the GPIO status so pick the higher
  369. * of the two existing voltages so we take it as platform data.
  370. */
  371. dcdc->dvs_gpio_state = pdata->dvs_init_state;
  372. ret = gpio_direction_output(pdata->dvs_gpio, dcdc->dvs_gpio_state);
  373. if (ret < 0) {
  374. dev_err(wm831x->dev, "Failed to enable %s DVS GPIO: %d\n",
  375. dcdc->name, ret);
  376. gpio_free(pdata->dvs_gpio);
  377. return;
  378. }
  379. dcdc->dvs_gpio = pdata->dvs_gpio;
  380. switch (pdata->dvs_control_src) {
  381. case 1:
  382. ctrl = 2 << WM831X_DC1_DVS_SRC_SHIFT;
  383. break;
  384. case 2:
  385. ctrl = 3 << WM831X_DC1_DVS_SRC_SHIFT;
  386. break;
  387. default:
  388. dev_err(wm831x->dev, "Invalid DVS control source %d for %s\n",
  389. pdata->dvs_control_src, dcdc->name);
  390. return;
  391. }
  392. /* If DVS_VSEL is set to the minimum value then raise it to ON_VSEL
  393. * to make bootstrapping a bit smoother.
  394. */
  395. if (!dcdc->dvs_vsel) {
  396. ret = wm831x_set_bits(wm831x,
  397. dcdc->base + WM831X_DCDC_DVS_CONTROL,
  398. WM831X_DC1_DVS_VSEL_MASK, dcdc->on_vsel);
  399. if (ret == 0)
  400. dcdc->dvs_vsel = dcdc->on_vsel;
  401. else
  402. dev_warn(wm831x->dev, "Failed to set DVS_VSEL: %d\n",
  403. ret);
  404. }
  405. ret = wm831x_set_bits(wm831x, dcdc->base + WM831X_DCDC_DVS_CONTROL,
  406. WM831X_DC1_DVS_SRC_MASK, ctrl);
  407. if (ret < 0) {
  408. dev_err(wm831x->dev, "Failed to set %s DVS source: %d\n",
  409. dcdc->name, ret);
  410. }
  411. }
  412. static __devinit int wm831x_buckv_probe(struct platform_device *pdev)
  413. {
  414. struct wm831x *wm831x = dev_get_drvdata(pdev->dev.parent);
  415. struct wm831x_pdata *pdata = wm831x->dev->platform_data;
  416. struct regulator_config config = { };
  417. int id;
  418. struct wm831x_dcdc *dcdc;
  419. struct resource *res;
  420. int ret, irq;
  421. if (pdata && pdata->wm831x_num)
  422. id = (pdata->wm831x_num * 10) + 1;
  423. else
  424. id = 0;
  425. id = pdev->id - id;
  426. dev_dbg(&pdev->dev, "Probing DCDC%d\n", id + 1);
  427. if (pdata == NULL || pdata->dcdc[id] == NULL)
  428. return -ENODEV;
  429. dcdc = devm_kzalloc(&pdev->dev, sizeof(struct wm831x_dcdc),
  430. GFP_KERNEL);
  431. if (dcdc == NULL) {
  432. dev_err(&pdev->dev, "Unable to allocate private data\n");
  433. return -ENOMEM;
  434. }
  435. dcdc->wm831x = wm831x;
  436. res = platform_get_resource(pdev, IORESOURCE_IO, 0);
  437. if (res == NULL) {
  438. dev_err(&pdev->dev, "No I/O resource\n");
  439. ret = -EINVAL;
  440. goto err;
  441. }
  442. dcdc->base = res->start;
  443. snprintf(dcdc->name, sizeof(dcdc->name), "DCDC%d", id + 1);
  444. dcdc->desc.name = dcdc->name;
  445. dcdc->desc.id = id;
  446. dcdc->desc.type = REGULATOR_VOLTAGE;
  447. dcdc->desc.n_voltages = WM831X_BUCKV_MAX_SELECTOR + 1;
  448. dcdc->desc.ops = &wm831x_buckv_ops;
  449. dcdc->desc.owner = THIS_MODULE;
  450. ret = wm831x_reg_read(wm831x, dcdc->base + WM831X_DCDC_ON_CONFIG);
  451. if (ret < 0) {
  452. dev_err(wm831x->dev, "Failed to read ON VSEL: %d\n", ret);
  453. goto err;
  454. }
  455. dcdc->on_vsel = ret & WM831X_DC1_ON_VSEL_MASK;
  456. ret = wm831x_reg_read(wm831x, dcdc->base + WM831X_DCDC_DVS_CONTROL);
  457. if (ret < 0) {
  458. dev_err(wm831x->dev, "Failed to read DVS VSEL: %d\n", ret);
  459. goto err;
  460. }
  461. dcdc->dvs_vsel = ret & WM831X_DC1_DVS_VSEL_MASK;
  462. if (pdata->dcdc[id])
  463. wm831x_buckv_dvs_init(dcdc, pdata->dcdc[id]->driver_data);
  464. config.dev = pdev->dev.parent;
  465. config.init_data = pdata->dcdc[id];
  466. config.driver_data = dcdc;
  467. dcdc->regulator = regulator_register(&dcdc->desc, &config);
  468. if (IS_ERR(dcdc->regulator)) {
  469. ret = PTR_ERR(dcdc->regulator);
  470. dev_err(wm831x->dev, "Failed to register DCDC%d: %d\n",
  471. id + 1, ret);
  472. goto err;
  473. }
  474. irq = platform_get_irq_byname(pdev, "UV");
  475. ret = request_threaded_irq(irq, NULL, wm831x_dcdc_uv_irq,
  476. IRQF_TRIGGER_RISING, dcdc->name, dcdc);
  477. if (ret != 0) {
  478. dev_err(&pdev->dev, "Failed to request UV IRQ %d: %d\n",
  479. irq, ret);
  480. goto err_regulator;
  481. }
  482. irq = platform_get_irq_byname(pdev, "HC");
  483. ret = request_threaded_irq(irq, NULL, wm831x_dcdc_oc_irq,
  484. IRQF_TRIGGER_RISING, dcdc->name, dcdc);
  485. if (ret != 0) {
  486. dev_err(&pdev->dev, "Failed to request HC IRQ %d: %d\n",
  487. irq, ret);
  488. goto err_uv;
  489. }
  490. platform_set_drvdata(pdev, dcdc);
  491. return 0;
  492. err_uv:
  493. free_irq(platform_get_irq_byname(pdev, "UV"), dcdc);
  494. err_regulator:
  495. regulator_unregister(dcdc->regulator);
  496. err:
  497. if (dcdc->dvs_gpio)
  498. gpio_free(dcdc->dvs_gpio);
  499. return ret;
  500. }
  501. static __devexit int wm831x_buckv_remove(struct platform_device *pdev)
  502. {
  503. struct wm831x_dcdc *dcdc = platform_get_drvdata(pdev);
  504. platform_set_drvdata(pdev, NULL);
  505. free_irq(platform_get_irq_byname(pdev, "HC"), dcdc);
  506. free_irq(platform_get_irq_byname(pdev, "UV"), dcdc);
  507. regulator_unregister(dcdc->regulator);
  508. if (dcdc->dvs_gpio)
  509. gpio_free(dcdc->dvs_gpio);
  510. return 0;
  511. }
  512. static struct platform_driver wm831x_buckv_driver = {
  513. .probe = wm831x_buckv_probe,
  514. .remove = __devexit_p(wm831x_buckv_remove),
  515. .driver = {
  516. .name = "wm831x-buckv",
  517. .owner = THIS_MODULE,
  518. },
  519. };
  520. /*
  521. * BUCKP specifics
  522. */
  523. static int wm831x_buckp_list_voltage(struct regulator_dev *rdev,
  524. unsigned selector)
  525. {
  526. if (selector <= WM831X_BUCKP_MAX_SELECTOR)
  527. return 850000 + (selector * 25000);
  528. else
  529. return -EINVAL;
  530. }
  531. static int wm831x_buckp_set_voltage_int(struct regulator_dev *rdev, int reg,
  532. int min_uV, int max_uV, int *selector)
  533. {
  534. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  535. struct wm831x *wm831x = dcdc->wm831x;
  536. u16 vsel;
  537. if (min_uV <= 34000000)
  538. vsel = (min_uV - 850000) / 25000;
  539. else
  540. return -EINVAL;
  541. if (wm831x_buckp_list_voltage(rdev, vsel) > max_uV)
  542. return -EINVAL;
  543. *selector = vsel;
  544. return wm831x_set_bits(wm831x, reg, WM831X_DC3_ON_VSEL_MASK, vsel);
  545. }
  546. static int wm831x_buckp_set_voltage(struct regulator_dev *rdev,
  547. int min_uV, int max_uV,
  548. unsigned *selector)
  549. {
  550. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  551. u16 reg = dcdc->base + WM831X_DCDC_ON_CONFIG;
  552. return wm831x_buckp_set_voltage_int(rdev, reg, min_uV, max_uV,
  553. selector);
  554. }
  555. static int wm831x_buckp_set_suspend_voltage(struct regulator_dev *rdev,
  556. int uV)
  557. {
  558. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  559. u16 reg = dcdc->base + WM831X_DCDC_SLEEP_CONTROL;
  560. unsigned selector;
  561. return wm831x_buckp_set_voltage_int(rdev, reg, uV, uV, &selector);
  562. }
  563. static struct regulator_ops wm831x_buckp_ops = {
  564. .set_voltage = wm831x_buckp_set_voltage,
  565. .get_voltage_sel = regulator_get_voltage_sel_regmap,
  566. .list_voltage = wm831x_buckp_list_voltage,
  567. .set_suspend_voltage = wm831x_buckp_set_suspend_voltage,
  568. .is_enabled = wm831x_dcdc_is_enabled,
  569. .enable = wm831x_dcdc_enable,
  570. .disable = wm831x_dcdc_disable,
  571. .get_status = wm831x_dcdc_get_status,
  572. .get_mode = wm831x_dcdc_get_mode,
  573. .set_mode = wm831x_dcdc_set_mode,
  574. .set_suspend_mode = wm831x_dcdc_set_suspend_mode,
  575. };
  576. static __devinit int wm831x_buckp_probe(struct platform_device *pdev)
  577. {
  578. struct wm831x *wm831x = dev_get_drvdata(pdev->dev.parent);
  579. struct wm831x_pdata *pdata = wm831x->dev->platform_data;
  580. struct regulator_config config = { };
  581. int id;
  582. struct wm831x_dcdc *dcdc;
  583. struct resource *res;
  584. int ret, irq;
  585. if (pdata && pdata->wm831x_num)
  586. id = (pdata->wm831x_num * 10) + 1;
  587. else
  588. id = 0;
  589. id = pdev->id - id;
  590. dev_dbg(&pdev->dev, "Probing DCDC%d\n", id + 1);
  591. if (pdata == NULL || pdata->dcdc[id] == NULL)
  592. return -ENODEV;
  593. dcdc = devm_kzalloc(&pdev->dev, sizeof(struct wm831x_dcdc),
  594. GFP_KERNEL);
  595. if (dcdc == NULL) {
  596. dev_err(&pdev->dev, "Unable to allocate private data\n");
  597. return -ENOMEM;
  598. }
  599. dcdc->wm831x = wm831x;
  600. res = platform_get_resource(pdev, IORESOURCE_IO, 0);
  601. if (res == NULL) {
  602. dev_err(&pdev->dev, "No I/O resource\n");
  603. ret = -EINVAL;
  604. goto err;
  605. }
  606. dcdc->base = res->start;
  607. snprintf(dcdc->name, sizeof(dcdc->name), "DCDC%d", id + 1);
  608. dcdc->desc.name = dcdc->name;
  609. dcdc->desc.id = id;
  610. dcdc->desc.type = REGULATOR_VOLTAGE;
  611. dcdc->desc.n_voltages = WM831X_BUCKP_MAX_SELECTOR + 1;
  612. dcdc->desc.ops = &wm831x_buckp_ops;
  613. dcdc->desc.owner = THIS_MODULE;
  614. dcdc->desc.vsel_reg = dcdc->base + WM831X_DCDC_ON_CONFIG;
  615. dcdc->desc.vsel_mask = WM831X_DC3_ON_VSEL_MASK;
  616. config.dev = pdev->dev.parent;
  617. config.init_data = pdata->dcdc[id];
  618. config.driver_data = dcdc;
  619. config.regmap = wm831x->regmap;
  620. dcdc->regulator = regulator_register(&dcdc->desc, &config);
  621. if (IS_ERR(dcdc->regulator)) {
  622. ret = PTR_ERR(dcdc->regulator);
  623. dev_err(wm831x->dev, "Failed to register DCDC%d: %d\n",
  624. id + 1, ret);
  625. goto err;
  626. }
  627. irq = platform_get_irq_byname(pdev, "UV");
  628. ret = request_threaded_irq(irq, NULL, wm831x_dcdc_uv_irq,
  629. IRQF_TRIGGER_RISING, dcdc->name, dcdc);
  630. if (ret != 0) {
  631. dev_err(&pdev->dev, "Failed to request UV IRQ %d: %d\n",
  632. irq, ret);
  633. goto err_regulator;
  634. }
  635. platform_set_drvdata(pdev, dcdc);
  636. return 0;
  637. err_regulator:
  638. regulator_unregister(dcdc->regulator);
  639. err:
  640. return ret;
  641. }
  642. static __devexit int wm831x_buckp_remove(struct platform_device *pdev)
  643. {
  644. struct wm831x_dcdc *dcdc = platform_get_drvdata(pdev);
  645. platform_set_drvdata(pdev, NULL);
  646. free_irq(platform_get_irq_byname(pdev, "UV"), dcdc);
  647. regulator_unregister(dcdc->regulator);
  648. return 0;
  649. }
  650. static struct platform_driver wm831x_buckp_driver = {
  651. .probe = wm831x_buckp_probe,
  652. .remove = __devexit_p(wm831x_buckp_remove),
  653. .driver = {
  654. .name = "wm831x-buckp",
  655. .owner = THIS_MODULE,
  656. },
  657. };
  658. /*
  659. * DCDC boost convertors
  660. */
  661. static int wm831x_boostp_get_status(struct regulator_dev *rdev)
  662. {
  663. struct wm831x_dcdc *dcdc = rdev_get_drvdata(rdev);
  664. struct wm831x *wm831x = dcdc->wm831x;
  665. int ret;
  666. /* First, check for errors */
  667. ret = wm831x_reg_read(wm831x, WM831X_DCDC_UV_STATUS);
  668. if (ret < 0)
  669. return ret;
  670. if (ret & (1 << rdev_get_id(rdev))) {
  671. dev_dbg(wm831x->dev, "DCDC%d under voltage\n",
  672. rdev_get_id(rdev) + 1);
  673. return REGULATOR_STATUS_ERROR;
  674. }
  675. /* Is the regulator on? */
  676. ret = wm831x_reg_read(wm831x, WM831X_DCDC_STATUS);
  677. if (ret < 0)
  678. return ret;
  679. if (ret & (1 << rdev_get_id(rdev)))
  680. return REGULATOR_STATUS_ON;
  681. else
  682. return REGULATOR_STATUS_OFF;
  683. }
  684. static struct regulator_ops wm831x_boostp_ops = {
  685. .get_status = wm831x_boostp_get_status,
  686. .is_enabled = wm831x_dcdc_is_enabled,
  687. .enable = wm831x_dcdc_enable,
  688. .disable = wm831x_dcdc_disable,
  689. };
  690. static __devinit int wm831x_boostp_probe(struct platform_device *pdev)
  691. {
  692. struct wm831x *wm831x = dev_get_drvdata(pdev->dev.parent);
  693. struct wm831x_pdata *pdata = wm831x->dev->platform_data;
  694. struct regulator_config config = { };
  695. int id = pdev->id % ARRAY_SIZE(pdata->dcdc);
  696. struct wm831x_dcdc *dcdc;
  697. struct resource *res;
  698. int ret, irq;
  699. dev_dbg(&pdev->dev, "Probing DCDC%d\n", id + 1);
  700. if (pdata == NULL || pdata->dcdc[id] == NULL)
  701. return -ENODEV;
  702. dcdc = devm_kzalloc(&pdev->dev, sizeof(struct wm831x_dcdc), GFP_KERNEL);
  703. if (dcdc == NULL) {
  704. dev_err(&pdev->dev, "Unable to allocate private data\n");
  705. return -ENOMEM;
  706. }
  707. dcdc->wm831x = wm831x;
  708. res = platform_get_resource(pdev, IORESOURCE_IO, 0);
  709. if (res == NULL) {
  710. dev_err(&pdev->dev, "No I/O resource\n");
  711. ret = -EINVAL;
  712. goto err;
  713. }
  714. dcdc->base = res->start;
  715. snprintf(dcdc->name, sizeof(dcdc->name), "DCDC%d", id + 1);
  716. dcdc->desc.name = dcdc->name;
  717. dcdc->desc.id = id;
  718. dcdc->desc.type = REGULATOR_VOLTAGE;
  719. dcdc->desc.ops = &wm831x_boostp_ops;
  720. dcdc->desc.owner = THIS_MODULE;
  721. config.dev = pdev->dev.parent;
  722. config.init_data = pdata->dcdc[id];
  723. config.driver_data = dcdc;
  724. dcdc->regulator = regulator_register(&dcdc->desc, &config);
  725. if (IS_ERR(dcdc->regulator)) {
  726. ret = PTR_ERR(dcdc->regulator);
  727. dev_err(wm831x->dev, "Failed to register DCDC%d: %d\n",
  728. id + 1, ret);
  729. goto err;
  730. }
  731. irq = platform_get_irq_byname(pdev, "UV");
  732. ret = request_threaded_irq(irq, NULL, wm831x_dcdc_uv_irq,
  733. IRQF_TRIGGER_RISING, dcdc->name,
  734. dcdc);
  735. if (ret != 0) {
  736. dev_err(&pdev->dev, "Failed to request UV IRQ %d: %d\n",
  737. irq, ret);
  738. goto err_regulator;
  739. }
  740. platform_set_drvdata(pdev, dcdc);
  741. return 0;
  742. err_regulator:
  743. regulator_unregister(dcdc->regulator);
  744. err:
  745. return ret;
  746. }
  747. static __devexit int wm831x_boostp_remove(struct platform_device *pdev)
  748. {
  749. struct wm831x_dcdc *dcdc = platform_get_drvdata(pdev);
  750. platform_set_drvdata(pdev, NULL);
  751. free_irq(platform_get_irq_byname(pdev, "UV"), dcdc);
  752. regulator_unregister(dcdc->regulator);
  753. return 0;
  754. }
  755. static struct platform_driver wm831x_boostp_driver = {
  756. .probe = wm831x_boostp_probe,
  757. .remove = __devexit_p(wm831x_boostp_remove),
  758. .driver = {
  759. .name = "wm831x-boostp",
  760. .owner = THIS_MODULE,
  761. },
  762. };
  763. /*
  764. * External Power Enable
  765. *
  766. * These aren't actually DCDCs but look like them in hardware so share
  767. * code.
  768. */
  769. #define WM831X_EPE_BASE 6
  770. static struct regulator_ops wm831x_epe_ops = {
  771. .is_enabled = wm831x_dcdc_is_enabled,
  772. .enable = wm831x_dcdc_enable,
  773. .disable = wm831x_dcdc_disable,
  774. .get_status = wm831x_dcdc_get_status,
  775. };
  776. static __devinit int wm831x_epe_probe(struct platform_device *pdev)
  777. {
  778. struct wm831x *wm831x = dev_get_drvdata(pdev->dev.parent);
  779. struct wm831x_pdata *pdata = wm831x->dev->platform_data;
  780. struct regulator_config config = { };
  781. int id = pdev->id % ARRAY_SIZE(pdata->epe);
  782. struct wm831x_dcdc *dcdc;
  783. int ret;
  784. dev_dbg(&pdev->dev, "Probing EPE%d\n", id + 1);
  785. if (pdata == NULL || pdata->epe[id] == NULL)
  786. return -ENODEV;
  787. dcdc = devm_kzalloc(&pdev->dev, sizeof(struct wm831x_dcdc), GFP_KERNEL);
  788. if (dcdc == NULL) {
  789. dev_err(&pdev->dev, "Unable to allocate private data\n");
  790. return -ENOMEM;
  791. }
  792. dcdc->wm831x = wm831x;
  793. /* For current parts this is correct; probably need to revisit
  794. * in future.
  795. */
  796. snprintf(dcdc->name, sizeof(dcdc->name), "EPE%d", id + 1);
  797. dcdc->desc.name = dcdc->name;
  798. dcdc->desc.id = id + WM831X_EPE_BASE; /* Offset in DCDC registers */
  799. dcdc->desc.ops = &wm831x_epe_ops;
  800. dcdc->desc.type = REGULATOR_VOLTAGE;
  801. dcdc->desc.owner = THIS_MODULE;
  802. config.dev = pdev->dev.parent;
  803. config.init_data = pdata->epe[id];
  804. config.driver_data = dcdc;
  805. dcdc->regulator = regulator_register(&dcdc->desc, &config);
  806. if (IS_ERR(dcdc->regulator)) {
  807. ret = PTR_ERR(dcdc->regulator);
  808. dev_err(wm831x->dev, "Failed to register EPE%d: %d\n",
  809. id + 1, ret);
  810. goto err;
  811. }
  812. platform_set_drvdata(pdev, dcdc);
  813. return 0;
  814. err:
  815. return ret;
  816. }
  817. static __devexit int wm831x_epe_remove(struct platform_device *pdev)
  818. {
  819. struct wm831x_dcdc *dcdc = platform_get_drvdata(pdev);
  820. platform_set_drvdata(pdev, NULL);
  821. regulator_unregister(dcdc->regulator);
  822. return 0;
  823. }
  824. static struct platform_driver wm831x_epe_driver = {
  825. .probe = wm831x_epe_probe,
  826. .remove = __devexit_p(wm831x_epe_remove),
  827. .driver = {
  828. .name = "wm831x-epe",
  829. .owner = THIS_MODULE,
  830. },
  831. };
  832. static int __init wm831x_dcdc_init(void)
  833. {
  834. int ret;
  835. ret = platform_driver_register(&wm831x_buckv_driver);
  836. if (ret != 0)
  837. pr_err("Failed to register WM831x BUCKV driver: %d\n", ret);
  838. ret = platform_driver_register(&wm831x_buckp_driver);
  839. if (ret != 0)
  840. pr_err("Failed to register WM831x BUCKP driver: %d\n", ret);
  841. ret = platform_driver_register(&wm831x_boostp_driver);
  842. if (ret != 0)
  843. pr_err("Failed to register WM831x BOOST driver: %d\n", ret);
  844. ret = platform_driver_register(&wm831x_epe_driver);
  845. if (ret != 0)
  846. pr_err("Failed to register WM831x EPE driver: %d\n", ret);
  847. return 0;
  848. }
  849. subsys_initcall(wm831x_dcdc_init);
  850. static void __exit wm831x_dcdc_exit(void)
  851. {
  852. platform_driver_unregister(&wm831x_epe_driver);
  853. platform_driver_unregister(&wm831x_boostp_driver);
  854. platform_driver_unregister(&wm831x_buckp_driver);
  855. platform_driver_unregister(&wm831x_buckv_driver);
  856. }
  857. module_exit(wm831x_dcdc_exit);
  858. /* Module information */
  859. MODULE_AUTHOR("Mark Brown");
  860. MODULE_DESCRIPTION("WM831x DC-DC convertor driver");
  861. MODULE_LICENSE("GPL");
  862. MODULE_ALIAS("platform:wm831x-buckv");
  863. MODULE_ALIAS("platform:wm831x-buckp");
  864. MODULE_ALIAS("platform:wm831x-epe");