dmaengine.c 28 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053
  1. /*
  2. * Copyright(c) 2004 - 2006 Intel Corporation. All rights reserved.
  3. *
  4. * This program is free software; you can redistribute it and/or modify it
  5. * under the terms of the GNU General Public License as published by the Free
  6. * Software Foundation; either version 2 of the License, or (at your option)
  7. * any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program; if not, write to the Free Software Foundation, Inc., 59
  16. * Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  17. *
  18. * The full GNU General Public License is included in this distribution in the
  19. * file called COPYING.
  20. */
  21. /*
  22. * This code implements the DMA subsystem. It provides a HW-neutral interface
  23. * for other kernel code to use asynchronous memory copy capabilities,
  24. * if present, and allows different HW DMA drivers to register as providing
  25. * this capability.
  26. *
  27. * Due to the fact we are accelerating what is already a relatively fast
  28. * operation, the code goes to great lengths to avoid additional overhead,
  29. * such as locking.
  30. *
  31. * LOCKING:
  32. *
  33. * The subsystem keeps a global list of dma_device structs it is protected by a
  34. * mutex, dma_list_mutex.
  35. *
  36. * A subsystem can get access to a channel by calling dmaengine_get() followed
  37. * by dma_find_channel(), or if it has need for an exclusive channel it can call
  38. * dma_request_channel(). Once a channel is allocated a reference is taken
  39. * against its corresponding driver to disable removal.
  40. *
  41. * Each device has a channels list, which runs unlocked but is never modified
  42. * once the device is registered, it's just setup by the driver.
  43. *
  44. * See Documentation/dmaengine.txt for more details
  45. */
  46. #include <linux/init.h>
  47. #include <linux/module.h>
  48. #include <linux/mm.h>
  49. #include <linux/device.h>
  50. #include <linux/dmaengine.h>
  51. #include <linux/hardirq.h>
  52. #include <linux/spinlock.h>
  53. #include <linux/percpu.h>
  54. #include <linux/rcupdate.h>
  55. #include <linux/mutex.h>
  56. #include <linux/jiffies.h>
  57. #include <linux/rculist.h>
  58. #include <linux/idr.h>
  59. static DEFINE_MUTEX(dma_list_mutex);
  60. static LIST_HEAD(dma_device_list);
  61. static long dmaengine_ref_count;
  62. static struct idr dma_idr;
  63. /* --- sysfs implementation --- */
  64. /**
  65. * dev_to_dma_chan - convert a device pointer to the its sysfs container object
  66. * @dev - device node
  67. *
  68. * Must be called under dma_list_mutex
  69. */
  70. static struct dma_chan *dev_to_dma_chan(struct device *dev)
  71. {
  72. struct dma_chan_dev *chan_dev;
  73. chan_dev = container_of(dev, typeof(*chan_dev), device);
  74. return chan_dev->chan;
  75. }
  76. static ssize_t show_memcpy_count(struct device *dev, struct device_attribute *attr, char *buf)
  77. {
  78. struct dma_chan *chan;
  79. unsigned long count = 0;
  80. int i;
  81. int err;
  82. mutex_lock(&dma_list_mutex);
  83. chan = dev_to_dma_chan(dev);
  84. if (chan) {
  85. for_each_possible_cpu(i)
  86. count += per_cpu_ptr(chan->local, i)->memcpy_count;
  87. err = sprintf(buf, "%lu\n", count);
  88. } else
  89. err = -ENODEV;
  90. mutex_unlock(&dma_list_mutex);
  91. return err;
  92. }
  93. static ssize_t show_bytes_transferred(struct device *dev, struct device_attribute *attr,
  94. char *buf)
  95. {
  96. struct dma_chan *chan;
  97. unsigned long count = 0;
  98. int i;
  99. int err;
  100. mutex_lock(&dma_list_mutex);
  101. chan = dev_to_dma_chan(dev);
  102. if (chan) {
  103. for_each_possible_cpu(i)
  104. count += per_cpu_ptr(chan->local, i)->bytes_transferred;
  105. err = sprintf(buf, "%lu\n", count);
  106. } else
  107. err = -ENODEV;
  108. mutex_unlock(&dma_list_mutex);
  109. return err;
  110. }
  111. static ssize_t show_in_use(struct device *dev, struct device_attribute *attr, char *buf)
  112. {
  113. struct dma_chan *chan;
  114. int err;
  115. mutex_lock(&dma_list_mutex);
  116. chan = dev_to_dma_chan(dev);
  117. if (chan)
  118. err = sprintf(buf, "%d\n", chan->client_count);
  119. else
  120. err = -ENODEV;
  121. mutex_unlock(&dma_list_mutex);
  122. return err;
  123. }
  124. static struct device_attribute dma_attrs[] = {
  125. __ATTR(memcpy_count, S_IRUGO, show_memcpy_count, NULL),
  126. __ATTR(bytes_transferred, S_IRUGO, show_bytes_transferred, NULL),
  127. __ATTR(in_use, S_IRUGO, show_in_use, NULL),
  128. __ATTR_NULL
  129. };
  130. static void chan_dev_release(struct device *dev)
  131. {
  132. struct dma_chan_dev *chan_dev;
  133. chan_dev = container_of(dev, typeof(*chan_dev), device);
  134. if (atomic_dec_and_test(chan_dev->idr_ref)) {
  135. mutex_lock(&dma_list_mutex);
  136. idr_remove(&dma_idr, chan_dev->dev_id);
  137. mutex_unlock(&dma_list_mutex);
  138. kfree(chan_dev->idr_ref);
  139. }
  140. kfree(chan_dev);
  141. }
  142. static struct class dma_devclass = {
  143. .name = "dma",
  144. .dev_attrs = dma_attrs,
  145. .dev_release = chan_dev_release,
  146. };
  147. /* --- client and device registration --- */
  148. #define dma_device_satisfies_mask(device, mask) \
  149. __dma_device_satisfies_mask((device), &(mask))
  150. static int
  151. __dma_device_satisfies_mask(struct dma_device *device, dma_cap_mask_t *want)
  152. {
  153. dma_cap_mask_t has;
  154. bitmap_and(has.bits, want->bits, device->cap_mask.bits,
  155. DMA_TX_TYPE_END);
  156. return bitmap_equal(want->bits, has.bits, DMA_TX_TYPE_END);
  157. }
  158. static struct module *dma_chan_to_owner(struct dma_chan *chan)
  159. {
  160. return chan->device->dev->driver->owner;
  161. }
  162. /**
  163. * balance_ref_count - catch up the channel reference count
  164. * @chan - channel to balance ->client_count versus dmaengine_ref_count
  165. *
  166. * balance_ref_count must be called under dma_list_mutex
  167. */
  168. static void balance_ref_count(struct dma_chan *chan)
  169. {
  170. struct module *owner = dma_chan_to_owner(chan);
  171. while (chan->client_count < dmaengine_ref_count) {
  172. __module_get(owner);
  173. chan->client_count++;
  174. }
  175. }
  176. /**
  177. * dma_chan_get - try to grab a dma channel's parent driver module
  178. * @chan - channel to grab
  179. *
  180. * Must be called under dma_list_mutex
  181. */
  182. static int dma_chan_get(struct dma_chan *chan)
  183. {
  184. int err = -ENODEV;
  185. struct module *owner = dma_chan_to_owner(chan);
  186. if (chan->client_count) {
  187. __module_get(owner);
  188. err = 0;
  189. } else if (try_module_get(owner))
  190. err = 0;
  191. if (err == 0)
  192. chan->client_count++;
  193. /* allocate upon first client reference */
  194. if (chan->client_count == 1 && err == 0) {
  195. int desc_cnt = chan->device->device_alloc_chan_resources(chan);
  196. if (desc_cnt < 0) {
  197. err = desc_cnt;
  198. chan->client_count = 0;
  199. module_put(owner);
  200. } else if (!dma_has_cap(DMA_PRIVATE, chan->device->cap_mask))
  201. balance_ref_count(chan);
  202. }
  203. return err;
  204. }
  205. /**
  206. * dma_chan_put - drop a reference to a dma channel's parent driver module
  207. * @chan - channel to release
  208. *
  209. * Must be called under dma_list_mutex
  210. */
  211. static void dma_chan_put(struct dma_chan *chan)
  212. {
  213. if (!chan->client_count)
  214. return; /* this channel failed alloc_chan_resources */
  215. chan->client_count--;
  216. module_put(dma_chan_to_owner(chan));
  217. if (chan->client_count == 0)
  218. chan->device->device_free_chan_resources(chan);
  219. }
  220. enum dma_status dma_sync_wait(struct dma_chan *chan, dma_cookie_t cookie)
  221. {
  222. enum dma_status status;
  223. unsigned long dma_sync_wait_timeout = jiffies + msecs_to_jiffies(5000);
  224. dma_async_issue_pending(chan);
  225. do {
  226. status = dma_async_is_tx_complete(chan, cookie, NULL, NULL);
  227. if (time_after_eq(jiffies, dma_sync_wait_timeout)) {
  228. printk(KERN_ERR "dma_sync_wait_timeout!\n");
  229. return DMA_ERROR;
  230. }
  231. } while (status == DMA_IN_PROGRESS);
  232. return status;
  233. }
  234. EXPORT_SYMBOL(dma_sync_wait);
  235. /**
  236. * dma_cap_mask_all - enable iteration over all operation types
  237. */
  238. static dma_cap_mask_t dma_cap_mask_all;
  239. /**
  240. * dma_chan_tbl_ent - tracks channel allocations per core/operation
  241. * @chan - associated channel for this entry
  242. */
  243. struct dma_chan_tbl_ent {
  244. struct dma_chan *chan;
  245. };
  246. /**
  247. * channel_table - percpu lookup table for memory-to-memory offload providers
  248. */
  249. static struct dma_chan_tbl_ent *channel_table[DMA_TX_TYPE_END];
  250. static int __init dma_channel_table_init(void)
  251. {
  252. enum dma_transaction_type cap;
  253. int err = 0;
  254. bitmap_fill(dma_cap_mask_all.bits, DMA_TX_TYPE_END);
  255. /* 'interrupt', 'private', and 'slave' are channel capabilities,
  256. * but are not associated with an operation so they do not need
  257. * an entry in the channel_table
  258. */
  259. clear_bit(DMA_INTERRUPT, dma_cap_mask_all.bits);
  260. clear_bit(DMA_PRIVATE, dma_cap_mask_all.bits);
  261. clear_bit(DMA_SLAVE, dma_cap_mask_all.bits);
  262. for_each_dma_cap_mask(cap, dma_cap_mask_all) {
  263. channel_table[cap] = alloc_percpu(struct dma_chan_tbl_ent);
  264. if (!channel_table[cap]) {
  265. err = -ENOMEM;
  266. break;
  267. }
  268. }
  269. if (err) {
  270. pr_err("dmaengine: initialization failure\n");
  271. for_each_dma_cap_mask(cap, dma_cap_mask_all)
  272. if (channel_table[cap])
  273. free_percpu(channel_table[cap]);
  274. }
  275. return err;
  276. }
  277. arch_initcall(dma_channel_table_init);
  278. /**
  279. * dma_find_channel - find a channel to carry out the operation
  280. * @tx_type: transaction type
  281. */
  282. struct dma_chan *dma_find_channel(enum dma_transaction_type tx_type)
  283. {
  284. return this_cpu_read(channel_table[tx_type]->chan);
  285. }
  286. EXPORT_SYMBOL(dma_find_channel);
  287. /**
  288. * dma_issue_pending_all - flush all pending operations across all channels
  289. */
  290. void dma_issue_pending_all(void)
  291. {
  292. struct dma_device *device;
  293. struct dma_chan *chan;
  294. rcu_read_lock();
  295. list_for_each_entry_rcu(device, &dma_device_list, global_node) {
  296. if (dma_has_cap(DMA_PRIVATE, device->cap_mask))
  297. continue;
  298. list_for_each_entry(chan, &device->channels, device_node)
  299. if (chan->client_count)
  300. device->device_issue_pending(chan);
  301. }
  302. rcu_read_unlock();
  303. }
  304. EXPORT_SYMBOL(dma_issue_pending_all);
  305. /**
  306. * nth_chan - returns the nth channel of the given capability
  307. * @cap: capability to match
  308. * @n: nth channel desired
  309. *
  310. * Defaults to returning the channel with the desired capability and the
  311. * lowest reference count when 'n' cannot be satisfied. Must be called
  312. * under dma_list_mutex.
  313. */
  314. static struct dma_chan *nth_chan(enum dma_transaction_type cap, int n)
  315. {
  316. struct dma_device *device;
  317. struct dma_chan *chan;
  318. struct dma_chan *ret = NULL;
  319. struct dma_chan *min = NULL;
  320. list_for_each_entry(device, &dma_device_list, global_node) {
  321. if (!dma_has_cap(cap, device->cap_mask) ||
  322. dma_has_cap(DMA_PRIVATE, device->cap_mask))
  323. continue;
  324. list_for_each_entry(chan, &device->channels, device_node) {
  325. if (!chan->client_count)
  326. continue;
  327. if (!min)
  328. min = chan;
  329. else if (chan->table_count < min->table_count)
  330. min = chan;
  331. if (n-- == 0) {
  332. ret = chan;
  333. break; /* done */
  334. }
  335. }
  336. if (ret)
  337. break; /* done */
  338. }
  339. if (!ret)
  340. ret = min;
  341. if (ret)
  342. ret->table_count++;
  343. return ret;
  344. }
  345. /**
  346. * dma_channel_rebalance - redistribute the available channels
  347. *
  348. * Optimize for cpu isolation (each cpu gets a dedicated channel for an
  349. * operation type) in the SMP case, and operation isolation (avoid
  350. * multi-tasking channels) in the non-SMP case. Must be called under
  351. * dma_list_mutex.
  352. */
  353. static void dma_channel_rebalance(void)
  354. {
  355. struct dma_chan *chan;
  356. struct dma_device *device;
  357. int cpu;
  358. int cap;
  359. int n;
  360. /* undo the last distribution */
  361. for_each_dma_cap_mask(cap, dma_cap_mask_all)
  362. for_each_possible_cpu(cpu)
  363. per_cpu_ptr(channel_table[cap], cpu)->chan = NULL;
  364. list_for_each_entry(device, &dma_device_list, global_node) {
  365. if (dma_has_cap(DMA_PRIVATE, device->cap_mask))
  366. continue;
  367. list_for_each_entry(chan, &device->channels, device_node)
  368. chan->table_count = 0;
  369. }
  370. /* don't populate the channel_table if no clients are available */
  371. if (!dmaengine_ref_count)
  372. return;
  373. /* redistribute available channels */
  374. n = 0;
  375. for_each_dma_cap_mask(cap, dma_cap_mask_all)
  376. for_each_online_cpu(cpu) {
  377. if (num_possible_cpus() > 1)
  378. chan = nth_chan(cap, n++);
  379. else
  380. chan = nth_chan(cap, -1);
  381. per_cpu_ptr(channel_table[cap], cpu)->chan = chan;
  382. }
  383. }
  384. static struct dma_chan *private_candidate(dma_cap_mask_t *mask, struct dma_device *dev,
  385. dma_filter_fn fn, void *fn_param)
  386. {
  387. struct dma_chan *chan;
  388. if (!__dma_device_satisfies_mask(dev, mask)) {
  389. pr_debug("%s: wrong capabilities\n", __func__);
  390. return NULL;
  391. }
  392. /* devices with multiple channels need special handling as we need to
  393. * ensure that all channels are either private or public.
  394. */
  395. if (dev->chancnt > 1 && !dma_has_cap(DMA_PRIVATE, dev->cap_mask))
  396. list_for_each_entry(chan, &dev->channels, device_node) {
  397. /* some channels are already publicly allocated */
  398. if (chan->client_count)
  399. return NULL;
  400. }
  401. list_for_each_entry(chan, &dev->channels, device_node) {
  402. if (chan->client_count) {
  403. pr_debug("%s: %s busy\n",
  404. __func__, dma_chan_name(chan));
  405. continue;
  406. }
  407. if (fn && !fn(chan, fn_param)) {
  408. pr_debug("%s: %s filter said false\n",
  409. __func__, dma_chan_name(chan));
  410. continue;
  411. }
  412. return chan;
  413. }
  414. return NULL;
  415. }
  416. /**
  417. * dma_request_channel - try to allocate an exclusive channel
  418. * @mask: capabilities that the channel must satisfy
  419. * @fn: optional callback to disposition available channels
  420. * @fn_param: opaque parameter to pass to dma_filter_fn
  421. */
  422. struct dma_chan *__dma_request_channel(dma_cap_mask_t *mask, dma_filter_fn fn, void *fn_param)
  423. {
  424. struct dma_device *device, *_d;
  425. struct dma_chan *chan = NULL;
  426. int err;
  427. /* Find a channel */
  428. mutex_lock(&dma_list_mutex);
  429. list_for_each_entry_safe(device, _d, &dma_device_list, global_node) {
  430. chan = private_candidate(mask, device, fn, fn_param);
  431. if (chan) {
  432. /* Found a suitable channel, try to grab, prep, and
  433. * return it. We first set DMA_PRIVATE to disable
  434. * balance_ref_count as this channel will not be
  435. * published in the general-purpose allocator
  436. */
  437. dma_cap_set(DMA_PRIVATE, device->cap_mask);
  438. device->privatecnt++;
  439. err = dma_chan_get(chan);
  440. if (err == -ENODEV) {
  441. pr_debug("%s: %s module removed\n", __func__,
  442. dma_chan_name(chan));
  443. list_del_rcu(&device->global_node);
  444. } else if (err)
  445. pr_err("dmaengine: failed to get %s: (%d)\n",
  446. dma_chan_name(chan), err);
  447. else
  448. break;
  449. if (--device->privatecnt == 0)
  450. dma_cap_clear(DMA_PRIVATE, device->cap_mask);
  451. chan->private = NULL;
  452. chan = NULL;
  453. }
  454. }
  455. mutex_unlock(&dma_list_mutex);
  456. pr_debug("%s: %s (%s)\n", __func__, chan ? "success" : "fail",
  457. chan ? dma_chan_name(chan) : NULL);
  458. return chan;
  459. }
  460. EXPORT_SYMBOL_GPL(__dma_request_channel);
  461. void dma_release_channel(struct dma_chan *chan)
  462. {
  463. mutex_lock(&dma_list_mutex);
  464. WARN_ONCE(chan->client_count != 1,
  465. "chan reference count %d != 1\n", chan->client_count);
  466. dma_chan_put(chan);
  467. /* drop PRIVATE cap enabled by __dma_request_channel() */
  468. if (--chan->device->privatecnt == 0)
  469. dma_cap_clear(DMA_PRIVATE, chan->device->cap_mask);
  470. chan->private = NULL;
  471. mutex_unlock(&dma_list_mutex);
  472. }
  473. EXPORT_SYMBOL_GPL(dma_release_channel);
  474. /**
  475. * dmaengine_get - register interest in dma_channels
  476. */
  477. void dmaengine_get(void)
  478. {
  479. struct dma_device *device, *_d;
  480. struct dma_chan *chan;
  481. int err;
  482. mutex_lock(&dma_list_mutex);
  483. dmaengine_ref_count++;
  484. /* try to grab channels */
  485. list_for_each_entry_safe(device, _d, &dma_device_list, global_node) {
  486. if (dma_has_cap(DMA_PRIVATE, device->cap_mask))
  487. continue;
  488. list_for_each_entry(chan, &device->channels, device_node) {
  489. err = dma_chan_get(chan);
  490. if (err == -ENODEV) {
  491. /* module removed before we could use it */
  492. list_del_rcu(&device->global_node);
  493. break;
  494. } else if (err)
  495. pr_err("dmaengine: failed to get %s: (%d)\n",
  496. dma_chan_name(chan), err);
  497. }
  498. }
  499. /* if this is the first reference and there were channels
  500. * waiting we need to rebalance to get those channels
  501. * incorporated into the channel table
  502. */
  503. if (dmaengine_ref_count == 1)
  504. dma_channel_rebalance();
  505. mutex_unlock(&dma_list_mutex);
  506. }
  507. EXPORT_SYMBOL(dmaengine_get);
  508. /**
  509. * dmaengine_put - let dma drivers be removed when ref_count == 0
  510. */
  511. void dmaengine_put(void)
  512. {
  513. struct dma_device *device;
  514. struct dma_chan *chan;
  515. mutex_lock(&dma_list_mutex);
  516. dmaengine_ref_count--;
  517. BUG_ON(dmaengine_ref_count < 0);
  518. /* drop channel references */
  519. list_for_each_entry(device, &dma_device_list, global_node) {
  520. if (dma_has_cap(DMA_PRIVATE, device->cap_mask))
  521. continue;
  522. list_for_each_entry(chan, &device->channels, device_node)
  523. dma_chan_put(chan);
  524. }
  525. mutex_unlock(&dma_list_mutex);
  526. }
  527. EXPORT_SYMBOL(dmaengine_put);
  528. static bool device_has_all_tx_types(struct dma_device *device)
  529. {
  530. /* A device that satisfies this test has channels that will never cause
  531. * an async_tx channel switch event as all possible operation types can
  532. * be handled.
  533. */
  534. #ifdef CONFIG_ASYNC_TX_DMA
  535. if (!dma_has_cap(DMA_INTERRUPT, device->cap_mask))
  536. return false;
  537. #endif
  538. #if defined(CONFIG_ASYNC_MEMCPY) || defined(CONFIG_ASYNC_MEMCPY_MODULE)
  539. if (!dma_has_cap(DMA_MEMCPY, device->cap_mask))
  540. return false;
  541. #endif
  542. #if defined(CONFIG_ASYNC_MEMSET) || defined(CONFIG_ASYNC_MEMSET_MODULE)
  543. if (!dma_has_cap(DMA_MEMSET, device->cap_mask))
  544. return false;
  545. #endif
  546. #if defined(CONFIG_ASYNC_XOR) || defined(CONFIG_ASYNC_XOR_MODULE)
  547. if (!dma_has_cap(DMA_XOR, device->cap_mask))
  548. return false;
  549. #ifndef CONFIG_ASYNC_TX_DISABLE_XOR_VAL_DMA
  550. if (!dma_has_cap(DMA_XOR_VAL, device->cap_mask))
  551. return false;
  552. #endif
  553. #endif
  554. #if defined(CONFIG_ASYNC_PQ) || defined(CONFIG_ASYNC_PQ_MODULE)
  555. if (!dma_has_cap(DMA_PQ, device->cap_mask))
  556. return false;
  557. #ifndef CONFIG_ASYNC_TX_DISABLE_PQ_VAL_DMA
  558. if (!dma_has_cap(DMA_PQ_VAL, device->cap_mask))
  559. return false;
  560. #endif
  561. #endif
  562. return true;
  563. }
  564. static int get_dma_id(struct dma_device *device)
  565. {
  566. int rc;
  567. idr_retry:
  568. if (!idr_pre_get(&dma_idr, GFP_KERNEL))
  569. return -ENOMEM;
  570. mutex_lock(&dma_list_mutex);
  571. rc = idr_get_new(&dma_idr, NULL, &device->dev_id);
  572. mutex_unlock(&dma_list_mutex);
  573. if (rc == -EAGAIN)
  574. goto idr_retry;
  575. else if (rc != 0)
  576. return rc;
  577. return 0;
  578. }
  579. /**
  580. * dma_async_device_register - registers DMA devices found
  581. * @device: &dma_device
  582. */
  583. int dma_async_device_register(struct dma_device *device)
  584. {
  585. int chancnt = 0, rc;
  586. struct dma_chan* chan;
  587. atomic_t *idr_ref;
  588. if (!device)
  589. return -ENODEV;
  590. /* validate device routines */
  591. BUG_ON(dma_has_cap(DMA_MEMCPY, device->cap_mask) &&
  592. !device->device_prep_dma_memcpy);
  593. BUG_ON(dma_has_cap(DMA_XOR, device->cap_mask) &&
  594. !device->device_prep_dma_xor);
  595. BUG_ON(dma_has_cap(DMA_XOR_VAL, device->cap_mask) &&
  596. !device->device_prep_dma_xor_val);
  597. BUG_ON(dma_has_cap(DMA_PQ, device->cap_mask) &&
  598. !device->device_prep_dma_pq);
  599. BUG_ON(dma_has_cap(DMA_PQ_VAL, device->cap_mask) &&
  600. !device->device_prep_dma_pq_val);
  601. BUG_ON(dma_has_cap(DMA_MEMSET, device->cap_mask) &&
  602. !device->device_prep_dma_memset);
  603. BUG_ON(dma_has_cap(DMA_INTERRUPT, device->cap_mask) &&
  604. !device->device_prep_dma_interrupt);
  605. BUG_ON(dma_has_cap(DMA_SLAVE, device->cap_mask) &&
  606. !device->device_prep_slave_sg);
  607. BUG_ON(dma_has_cap(DMA_SLAVE, device->cap_mask) &&
  608. !device->device_terminate_all);
  609. BUG_ON(!device->device_alloc_chan_resources);
  610. BUG_ON(!device->device_free_chan_resources);
  611. BUG_ON(!device->device_is_tx_complete);
  612. BUG_ON(!device->device_issue_pending);
  613. BUG_ON(!device->dev);
  614. /* note: this only matters in the
  615. * CONFIG_ASYNC_TX_DISABLE_CHANNEL_SWITCH=y case
  616. */
  617. if (device_has_all_tx_types(device))
  618. dma_cap_set(DMA_ASYNC_TX, device->cap_mask);
  619. idr_ref = kmalloc(sizeof(*idr_ref), GFP_KERNEL);
  620. if (!idr_ref)
  621. return -ENOMEM;
  622. rc = get_dma_id(device);
  623. if (rc != 0) {
  624. kfree(idr_ref);
  625. return rc;
  626. }
  627. atomic_set(idr_ref, 0);
  628. /* represent channels in sysfs. Probably want devs too */
  629. list_for_each_entry(chan, &device->channels, device_node) {
  630. rc = -ENOMEM;
  631. chan->local = alloc_percpu(typeof(*chan->local));
  632. if (chan->local == NULL)
  633. goto err_out;
  634. chan->dev = kzalloc(sizeof(*chan->dev), GFP_KERNEL);
  635. if (chan->dev == NULL) {
  636. free_percpu(chan->local);
  637. chan->local = NULL;
  638. goto err_out;
  639. }
  640. chan->chan_id = chancnt++;
  641. chan->dev->device.class = &dma_devclass;
  642. chan->dev->device.parent = device->dev;
  643. chan->dev->chan = chan;
  644. chan->dev->idr_ref = idr_ref;
  645. chan->dev->dev_id = device->dev_id;
  646. atomic_inc(idr_ref);
  647. dev_set_name(&chan->dev->device, "dma%dchan%d",
  648. device->dev_id, chan->chan_id);
  649. rc = device_register(&chan->dev->device);
  650. if (rc) {
  651. free_percpu(chan->local);
  652. chan->local = NULL;
  653. kfree(chan->dev);
  654. atomic_dec(idr_ref);
  655. goto err_out;
  656. }
  657. chan->client_count = 0;
  658. }
  659. device->chancnt = chancnt;
  660. mutex_lock(&dma_list_mutex);
  661. /* take references on public channels */
  662. if (dmaengine_ref_count && !dma_has_cap(DMA_PRIVATE, device->cap_mask))
  663. list_for_each_entry(chan, &device->channels, device_node) {
  664. /* if clients are already waiting for channels we need
  665. * to take references on their behalf
  666. */
  667. if (dma_chan_get(chan) == -ENODEV) {
  668. /* note we can only get here for the first
  669. * channel as the remaining channels are
  670. * guaranteed to get a reference
  671. */
  672. rc = -ENODEV;
  673. mutex_unlock(&dma_list_mutex);
  674. goto err_out;
  675. }
  676. }
  677. list_add_tail_rcu(&device->global_node, &dma_device_list);
  678. if (dma_has_cap(DMA_PRIVATE, device->cap_mask))
  679. device->privatecnt++; /* Always private */
  680. dma_channel_rebalance();
  681. mutex_unlock(&dma_list_mutex);
  682. return 0;
  683. err_out:
  684. /* if we never registered a channel just release the idr */
  685. if (atomic_read(idr_ref) == 0) {
  686. mutex_lock(&dma_list_mutex);
  687. idr_remove(&dma_idr, device->dev_id);
  688. mutex_unlock(&dma_list_mutex);
  689. kfree(idr_ref);
  690. return rc;
  691. }
  692. list_for_each_entry(chan, &device->channels, device_node) {
  693. if (chan->local == NULL)
  694. continue;
  695. mutex_lock(&dma_list_mutex);
  696. chan->dev->chan = NULL;
  697. mutex_unlock(&dma_list_mutex);
  698. device_unregister(&chan->dev->device);
  699. free_percpu(chan->local);
  700. }
  701. return rc;
  702. }
  703. EXPORT_SYMBOL(dma_async_device_register);
  704. /**
  705. * dma_async_device_unregister - unregister a DMA device
  706. * @device: &dma_device
  707. *
  708. * This routine is called by dma driver exit routines, dmaengine holds module
  709. * references to prevent it being called while channels are in use.
  710. */
  711. void dma_async_device_unregister(struct dma_device *device)
  712. {
  713. struct dma_chan *chan;
  714. mutex_lock(&dma_list_mutex);
  715. list_del_rcu(&device->global_node);
  716. dma_channel_rebalance();
  717. mutex_unlock(&dma_list_mutex);
  718. list_for_each_entry(chan, &device->channels, device_node) {
  719. WARN_ONCE(chan->client_count,
  720. "%s called while %d clients hold a reference\n",
  721. __func__, chan->client_count);
  722. mutex_lock(&dma_list_mutex);
  723. chan->dev->chan = NULL;
  724. mutex_unlock(&dma_list_mutex);
  725. device_unregister(&chan->dev->device);
  726. free_percpu(chan->local);
  727. }
  728. }
  729. EXPORT_SYMBOL(dma_async_device_unregister);
  730. /**
  731. * dma_async_memcpy_buf_to_buf - offloaded copy between virtual addresses
  732. * @chan: DMA channel to offload copy to
  733. * @dest: destination address (virtual)
  734. * @src: source address (virtual)
  735. * @len: length
  736. *
  737. * Both @dest and @src must be mappable to a bus address according to the
  738. * DMA mapping API rules for streaming mappings.
  739. * Both @dest and @src must stay memory resident (kernel memory or locked
  740. * user space pages).
  741. */
  742. dma_cookie_t
  743. dma_async_memcpy_buf_to_buf(struct dma_chan *chan, void *dest,
  744. void *src, size_t len)
  745. {
  746. struct dma_device *dev = chan->device;
  747. struct dma_async_tx_descriptor *tx;
  748. dma_addr_t dma_dest, dma_src;
  749. dma_cookie_t cookie;
  750. unsigned long flags;
  751. dma_src = dma_map_single(dev->dev, src, len, DMA_TO_DEVICE);
  752. dma_dest = dma_map_single(dev->dev, dest, len, DMA_FROM_DEVICE);
  753. flags = DMA_CTRL_ACK |
  754. DMA_COMPL_SRC_UNMAP_SINGLE |
  755. DMA_COMPL_DEST_UNMAP_SINGLE;
  756. tx = dev->device_prep_dma_memcpy(chan, dma_dest, dma_src, len, flags);
  757. if (!tx) {
  758. dma_unmap_single(dev->dev, dma_src, len, DMA_TO_DEVICE);
  759. dma_unmap_single(dev->dev, dma_dest, len, DMA_FROM_DEVICE);
  760. return -ENOMEM;
  761. }
  762. tx->callback = NULL;
  763. cookie = tx->tx_submit(tx);
  764. preempt_disable();
  765. __this_cpu_add(chan->local->bytes_transferred, len);
  766. __this_cpu_inc(chan->local->memcpy_count);
  767. preempt_enable();
  768. return cookie;
  769. }
  770. EXPORT_SYMBOL(dma_async_memcpy_buf_to_buf);
  771. /**
  772. * dma_async_memcpy_buf_to_pg - offloaded copy from address to page
  773. * @chan: DMA channel to offload copy to
  774. * @page: destination page
  775. * @offset: offset in page to copy to
  776. * @kdata: source address (virtual)
  777. * @len: length
  778. *
  779. * Both @page/@offset and @kdata must be mappable to a bus address according
  780. * to the DMA mapping API rules for streaming mappings.
  781. * Both @page/@offset and @kdata must stay memory resident (kernel memory or
  782. * locked user space pages)
  783. */
  784. dma_cookie_t
  785. dma_async_memcpy_buf_to_pg(struct dma_chan *chan, struct page *page,
  786. unsigned int offset, void *kdata, size_t len)
  787. {
  788. struct dma_device *dev = chan->device;
  789. struct dma_async_tx_descriptor *tx;
  790. dma_addr_t dma_dest, dma_src;
  791. dma_cookie_t cookie;
  792. unsigned long flags;
  793. dma_src = dma_map_single(dev->dev, kdata, len, DMA_TO_DEVICE);
  794. dma_dest = dma_map_page(dev->dev, page, offset, len, DMA_FROM_DEVICE);
  795. flags = DMA_CTRL_ACK | DMA_COMPL_SRC_UNMAP_SINGLE;
  796. tx = dev->device_prep_dma_memcpy(chan, dma_dest, dma_src, len, flags);
  797. if (!tx) {
  798. dma_unmap_single(dev->dev, dma_src, len, DMA_TO_DEVICE);
  799. dma_unmap_page(dev->dev, dma_dest, len, DMA_FROM_DEVICE);
  800. return -ENOMEM;
  801. }
  802. tx->callback = NULL;
  803. cookie = tx->tx_submit(tx);
  804. preempt_disable();
  805. __this_cpu_add(chan->local->bytes_transferred, len);
  806. __this_cpu_inc(chan->local->memcpy_count);
  807. preempt_enable();
  808. return cookie;
  809. }
  810. EXPORT_SYMBOL(dma_async_memcpy_buf_to_pg);
  811. /**
  812. * dma_async_memcpy_pg_to_pg - offloaded copy from page to page
  813. * @chan: DMA channel to offload copy to
  814. * @dest_pg: destination page
  815. * @dest_off: offset in page to copy to
  816. * @src_pg: source page
  817. * @src_off: offset in page to copy from
  818. * @len: length
  819. *
  820. * Both @dest_page/@dest_off and @src_page/@src_off must be mappable to a bus
  821. * address according to the DMA mapping API rules for streaming mappings.
  822. * Both @dest_page/@dest_off and @src_page/@src_off must stay memory resident
  823. * (kernel memory or locked user space pages).
  824. */
  825. dma_cookie_t
  826. dma_async_memcpy_pg_to_pg(struct dma_chan *chan, struct page *dest_pg,
  827. unsigned int dest_off, struct page *src_pg, unsigned int src_off,
  828. size_t len)
  829. {
  830. struct dma_device *dev = chan->device;
  831. struct dma_async_tx_descriptor *tx;
  832. dma_addr_t dma_dest, dma_src;
  833. dma_cookie_t cookie;
  834. unsigned long flags;
  835. dma_src = dma_map_page(dev->dev, src_pg, src_off, len, DMA_TO_DEVICE);
  836. dma_dest = dma_map_page(dev->dev, dest_pg, dest_off, len,
  837. DMA_FROM_DEVICE);
  838. flags = DMA_CTRL_ACK;
  839. tx = dev->device_prep_dma_memcpy(chan, dma_dest, dma_src, len, flags);
  840. if (!tx) {
  841. dma_unmap_page(dev->dev, dma_src, len, DMA_TO_DEVICE);
  842. dma_unmap_page(dev->dev, dma_dest, len, DMA_FROM_DEVICE);
  843. return -ENOMEM;
  844. }
  845. tx->callback = NULL;
  846. cookie = tx->tx_submit(tx);
  847. preempt_disable();
  848. __this_cpu_add(chan->local->bytes_transferred, len);
  849. __this_cpu_inc(chan->local->memcpy_count);
  850. preempt_enable();
  851. return cookie;
  852. }
  853. EXPORT_SYMBOL(dma_async_memcpy_pg_to_pg);
  854. void dma_async_tx_descriptor_init(struct dma_async_tx_descriptor *tx,
  855. struct dma_chan *chan)
  856. {
  857. tx->chan = chan;
  858. spin_lock_init(&tx->lock);
  859. }
  860. EXPORT_SYMBOL(dma_async_tx_descriptor_init);
  861. /* dma_wait_for_async_tx - spin wait for a transaction to complete
  862. * @tx: in-flight transaction to wait on
  863. */
  864. enum dma_status
  865. dma_wait_for_async_tx(struct dma_async_tx_descriptor *tx)
  866. {
  867. unsigned long dma_sync_wait_timeout = jiffies + msecs_to_jiffies(5000);
  868. if (!tx)
  869. return DMA_SUCCESS;
  870. while (tx->cookie == -EBUSY) {
  871. if (time_after_eq(jiffies, dma_sync_wait_timeout)) {
  872. pr_err("%s timeout waiting for descriptor submission\n",
  873. __func__);
  874. return DMA_ERROR;
  875. }
  876. cpu_relax();
  877. }
  878. return dma_sync_wait(tx->chan, tx->cookie);
  879. }
  880. EXPORT_SYMBOL_GPL(dma_wait_for_async_tx);
  881. /* dma_run_dependencies - helper routine for dma drivers to process
  882. * (start) dependent operations on their target channel
  883. * @tx: transaction with dependencies
  884. */
  885. void dma_run_dependencies(struct dma_async_tx_descriptor *tx)
  886. {
  887. struct dma_async_tx_descriptor *dep = tx->next;
  888. struct dma_async_tx_descriptor *dep_next;
  889. struct dma_chan *chan;
  890. if (!dep)
  891. return;
  892. /* we'll submit tx->next now, so clear the link */
  893. tx->next = NULL;
  894. chan = dep->chan;
  895. /* keep submitting up until a channel switch is detected
  896. * in that case we will be called again as a result of
  897. * processing the interrupt from async_tx_channel_switch
  898. */
  899. for (; dep; dep = dep_next) {
  900. spin_lock_bh(&dep->lock);
  901. dep->parent = NULL;
  902. dep_next = dep->next;
  903. if (dep_next && dep_next->chan == chan)
  904. dep->next = NULL; /* ->next will be submitted */
  905. else
  906. dep_next = NULL; /* submit current dep and terminate */
  907. spin_unlock_bh(&dep->lock);
  908. dep->tx_submit(dep);
  909. }
  910. chan->device->device_issue_pending(chan);
  911. }
  912. EXPORT_SYMBOL_GPL(dma_run_dependencies);
  913. static int __init dma_bus_init(void)
  914. {
  915. idr_init(&dma_idr);
  916. mutex_init(&dma_list_mutex);
  917. return class_register(&dma_devclass);
  918. }
  919. arch_initcall(dma_bus_init);