iwl-agn.c 105 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/skbuff.h>
  36. #include <linux/netdevice.h>
  37. #include <linux/wireless.h>
  38. #include <linux/firmware.h>
  39. #include <linux/etherdevice.h>
  40. #include <linux/if_arp.h>
  41. #include <net/mac80211.h>
  42. #include <asm/div64.h>
  43. #define DRV_NAME "iwlagn"
  44. #include "iwl-eeprom.h"
  45. #include "iwl-dev.h"
  46. #include "iwl-core.h"
  47. #include "iwl-io.h"
  48. #include "iwl-helpers.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-calib.h"
  51. /******************************************************************************
  52. *
  53. * module boiler plate
  54. *
  55. ******************************************************************************/
  56. /*
  57. * module name, copyright, version, etc.
  58. */
  59. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  60. #ifdef CONFIG_IWLWIFI_DEBUG
  61. #define VD "d"
  62. #else
  63. #define VD
  64. #endif
  65. #ifdef CONFIG_IWLWIFI_SPECTRUM_MEASUREMENT
  66. #define VS "s"
  67. #else
  68. #define VS
  69. #endif
  70. #define DRV_VERSION IWLWIFI_VERSION VD VS
  71. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  72. MODULE_VERSION(DRV_VERSION);
  73. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  74. MODULE_LICENSE("GPL");
  75. MODULE_ALIAS("iwl4965");
  76. /*************** STATION TABLE MANAGEMENT ****
  77. * mac80211 should be examined to determine if sta_info is duplicating
  78. * the functionality provided here
  79. */
  80. /**************************************************************/
  81. /**
  82. * iwl_commit_rxon - commit staging_rxon to hardware
  83. *
  84. * The RXON command in staging_rxon is committed to the hardware and
  85. * the active_rxon structure is updated with the new data. This
  86. * function correctly transitions out of the RXON_ASSOC_MSK state if
  87. * a HW tune is required based on the RXON structure changes.
  88. */
  89. static int iwl_commit_rxon(struct iwl_priv *priv)
  90. {
  91. /* cast away the const for active_rxon in this function */
  92. struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  93. int ret;
  94. bool new_assoc =
  95. !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
  96. if (!iwl_is_alive(priv))
  97. return -EBUSY;
  98. /* always get timestamp with Rx frame */
  99. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  100. /* allow CTS-to-self if possible. this is relevant only for
  101. * 5000, but will not damage 4965 */
  102. priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
  103. ret = iwl_check_rxon_cmd(priv);
  104. if (ret) {
  105. IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
  106. return -EINVAL;
  107. }
  108. /* If we don't need to send a full RXON, we can use
  109. * iwl_rxon_assoc_cmd which is used to reconfigure filter
  110. * and other flags for the current radio configuration. */
  111. if (!iwl_full_rxon_required(priv)) {
  112. ret = iwl_send_rxon_assoc(priv);
  113. if (ret) {
  114. IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
  115. return ret;
  116. }
  117. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  118. return 0;
  119. }
  120. /* station table will be cleared */
  121. priv->assoc_station_added = 0;
  122. /* If we are currently associated and the new config requires
  123. * an RXON_ASSOC and the new config wants the associated mask enabled,
  124. * we must clear the associated from the active configuration
  125. * before we apply the new config */
  126. if (iwl_is_associated(priv) && new_assoc) {
  127. IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
  128. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  129. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  130. sizeof(struct iwl_rxon_cmd),
  131. &priv->active_rxon);
  132. /* If the mask clearing failed then we set
  133. * active_rxon back to what it was previously */
  134. if (ret) {
  135. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  136. IWL_ERR(priv, "Error clearing ASSOC_MSK (%d)\n", ret);
  137. return ret;
  138. }
  139. }
  140. IWL_DEBUG_INFO(priv, "Sending RXON\n"
  141. "* with%s RXON_FILTER_ASSOC_MSK\n"
  142. "* channel = %d\n"
  143. "* bssid = %pM\n",
  144. (new_assoc ? "" : "out"),
  145. le16_to_cpu(priv->staging_rxon.channel),
  146. priv->staging_rxon.bssid_addr);
  147. iwl_set_rxon_hwcrypto(priv, !priv->hw_params.sw_crypto);
  148. /* Apply the new configuration
  149. * RXON unassoc clears the station table in uCode, send it before
  150. * we add the bcast station. If assoc bit is set, we will send RXON
  151. * after having added the bcast and bssid station.
  152. */
  153. if (!new_assoc) {
  154. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  155. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  156. if (ret) {
  157. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  158. return ret;
  159. }
  160. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  161. }
  162. iwl_clear_stations_table(priv);
  163. if (!priv->error_recovering)
  164. priv->start_calib = 0;
  165. /* Add the broadcast address so we can send broadcast frames */
  166. if (iwl_rxon_add_station(priv, iwl_bcast_addr, 0) ==
  167. IWL_INVALID_STATION) {
  168. IWL_ERR(priv, "Error adding BROADCAST address for transmit.\n");
  169. return -EIO;
  170. }
  171. /* If we have set the ASSOC_MSK and we are in BSS mode then
  172. * add the IWL_AP_ID to the station rate table */
  173. if (new_assoc) {
  174. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  175. ret = iwl_rxon_add_station(priv,
  176. priv->active_rxon.bssid_addr, 1);
  177. if (ret == IWL_INVALID_STATION) {
  178. IWL_ERR(priv,
  179. "Error adding AP address for TX.\n");
  180. return -EIO;
  181. }
  182. priv->assoc_station_added = 1;
  183. if (priv->default_wep_key &&
  184. iwl_send_static_wepkey_cmd(priv, 0))
  185. IWL_ERR(priv,
  186. "Could not send WEP static key.\n");
  187. }
  188. /* Apply the new configuration
  189. * RXON assoc doesn't clear the station table in uCode,
  190. */
  191. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  192. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  193. if (ret) {
  194. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  195. return ret;
  196. }
  197. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  198. }
  199. iwl_init_sensitivity(priv);
  200. /* If we issue a new RXON command which required a tune then we must
  201. * send a new TXPOWER command or we won't be able to Tx any frames */
  202. ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
  203. if (ret) {
  204. IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
  205. return ret;
  206. }
  207. return 0;
  208. }
  209. void iwl_update_chain_flags(struct iwl_priv *priv)
  210. {
  211. iwl_set_rxon_chain(priv);
  212. iwl_commit_rxon(priv);
  213. }
  214. static void iwl_clear_free_frames(struct iwl_priv *priv)
  215. {
  216. struct list_head *element;
  217. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  218. priv->frames_count);
  219. while (!list_empty(&priv->free_frames)) {
  220. element = priv->free_frames.next;
  221. list_del(element);
  222. kfree(list_entry(element, struct iwl_frame, list));
  223. priv->frames_count--;
  224. }
  225. if (priv->frames_count) {
  226. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  227. priv->frames_count);
  228. priv->frames_count = 0;
  229. }
  230. }
  231. static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
  232. {
  233. struct iwl_frame *frame;
  234. struct list_head *element;
  235. if (list_empty(&priv->free_frames)) {
  236. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  237. if (!frame) {
  238. IWL_ERR(priv, "Could not allocate frame!\n");
  239. return NULL;
  240. }
  241. priv->frames_count++;
  242. return frame;
  243. }
  244. element = priv->free_frames.next;
  245. list_del(element);
  246. return list_entry(element, struct iwl_frame, list);
  247. }
  248. static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
  249. {
  250. memset(frame, 0, sizeof(*frame));
  251. list_add(&frame->list, &priv->free_frames);
  252. }
  253. static unsigned int iwl_fill_beacon_frame(struct iwl_priv *priv,
  254. struct ieee80211_hdr *hdr,
  255. int left)
  256. {
  257. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  258. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  259. (priv->iw_mode != NL80211_IFTYPE_AP)))
  260. return 0;
  261. if (priv->ibss_beacon->len > left)
  262. return 0;
  263. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  264. return priv->ibss_beacon->len;
  265. }
  266. static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
  267. struct iwl_frame *frame, u8 rate)
  268. {
  269. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  270. unsigned int frame_size;
  271. tx_beacon_cmd = &frame->u.beacon;
  272. memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
  273. tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
  274. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  275. frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
  276. sizeof(frame->u) - sizeof(*tx_beacon_cmd));
  277. BUG_ON(frame_size > MAX_MPDU_SIZE);
  278. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  279. if ((rate == IWL_RATE_1M_PLCP) || (rate >= IWL_RATE_2M_PLCP))
  280. tx_beacon_cmd->tx.rate_n_flags =
  281. iwl_hw_set_rate_n_flags(rate, RATE_MCS_CCK_MSK);
  282. else
  283. tx_beacon_cmd->tx.rate_n_flags =
  284. iwl_hw_set_rate_n_flags(rate, 0);
  285. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  286. TX_CMD_FLG_TSF_MSK |
  287. TX_CMD_FLG_STA_RATE_MSK;
  288. return sizeof(*tx_beacon_cmd) + frame_size;
  289. }
  290. static int iwl_send_beacon_cmd(struct iwl_priv *priv)
  291. {
  292. struct iwl_frame *frame;
  293. unsigned int frame_size;
  294. int rc;
  295. u8 rate;
  296. frame = iwl_get_free_frame(priv);
  297. if (!frame) {
  298. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  299. "command.\n");
  300. return -ENOMEM;
  301. }
  302. rate = iwl_rate_get_lowest_plcp(priv);
  303. frame_size = iwl_hw_get_beacon_cmd(priv, frame, rate);
  304. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  305. &frame->u.cmd[0]);
  306. iwl_free_frame(priv, frame);
  307. return rc;
  308. }
  309. static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
  310. {
  311. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  312. dma_addr_t addr = get_unaligned_le32(&tb->lo);
  313. if (sizeof(dma_addr_t) > sizeof(u32))
  314. addr |=
  315. ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
  316. return addr;
  317. }
  318. static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
  319. {
  320. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  321. return le16_to_cpu(tb->hi_n_len) >> 4;
  322. }
  323. static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
  324. dma_addr_t addr, u16 len)
  325. {
  326. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  327. u16 hi_n_len = len << 4;
  328. put_unaligned_le32(addr, &tb->lo);
  329. if (sizeof(dma_addr_t) > sizeof(u32))
  330. hi_n_len |= ((addr >> 16) >> 16) & 0xF;
  331. tb->hi_n_len = cpu_to_le16(hi_n_len);
  332. tfd->num_tbs = idx + 1;
  333. }
  334. static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd)
  335. {
  336. return tfd->num_tbs & 0x1f;
  337. }
  338. /**
  339. * iwl_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
  340. * @priv - driver private data
  341. * @txq - tx queue
  342. *
  343. * Does NOT advance any TFD circular buffer read/write indexes
  344. * Does NOT free the TFD itself (which is within circular buffer)
  345. */
  346. void iwl_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
  347. {
  348. struct iwl_tfd *tfd_tmp = (struct iwl_tfd *)txq->tfds;
  349. struct iwl_tfd *tfd;
  350. struct pci_dev *dev = priv->pci_dev;
  351. int index = txq->q.read_ptr;
  352. int i;
  353. int num_tbs;
  354. tfd = &tfd_tmp[index];
  355. /* Sanity check on number of chunks */
  356. num_tbs = iwl_tfd_get_num_tbs(tfd);
  357. if (num_tbs >= IWL_NUM_OF_TBS) {
  358. IWL_ERR(priv, "Too many chunks: %i\n", num_tbs);
  359. /* @todo issue fatal error, it is quite serious situation */
  360. return;
  361. }
  362. /* Unmap tx_cmd */
  363. if (num_tbs)
  364. pci_unmap_single(dev,
  365. pci_unmap_addr(&txq->cmd[index]->meta, mapping),
  366. pci_unmap_len(&txq->cmd[index]->meta, len),
  367. PCI_DMA_TODEVICE);
  368. /* Unmap chunks, if any. */
  369. for (i = 1; i < num_tbs; i++) {
  370. pci_unmap_single(dev, iwl_tfd_tb_get_addr(tfd, i),
  371. iwl_tfd_tb_get_len(tfd, i), PCI_DMA_TODEVICE);
  372. if (txq->txb) {
  373. dev_kfree_skb(txq->txb[txq->q.read_ptr].skb[i - 1]);
  374. txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
  375. }
  376. }
  377. }
  378. int iwl_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
  379. struct iwl_tx_queue *txq,
  380. dma_addr_t addr, u16 len,
  381. u8 reset, u8 pad)
  382. {
  383. struct iwl_queue *q;
  384. struct iwl_tfd *tfd, *tfd_tmp;
  385. u32 num_tbs;
  386. q = &txq->q;
  387. tfd_tmp = (struct iwl_tfd *)txq->tfds;
  388. tfd = &tfd_tmp[q->write_ptr];
  389. if (reset)
  390. memset(tfd, 0, sizeof(*tfd));
  391. num_tbs = iwl_tfd_get_num_tbs(tfd);
  392. /* Each TFD can point to a maximum 20 Tx buffers */
  393. if (num_tbs >= IWL_NUM_OF_TBS) {
  394. IWL_ERR(priv, "Error can not send more than %d chunks\n",
  395. IWL_NUM_OF_TBS);
  396. return -EINVAL;
  397. }
  398. BUG_ON(addr & ~DMA_BIT_MASK(36));
  399. if (unlikely(addr & ~IWL_TX_DMA_MASK))
  400. IWL_ERR(priv, "Unaligned address = %llx\n",
  401. (unsigned long long)addr);
  402. iwl_tfd_set_tb(tfd, num_tbs, addr, len);
  403. return 0;
  404. }
  405. /*
  406. * Tell nic where to find circular buffer of Tx Frame Descriptors for
  407. * given Tx queue, and enable the DMA channel used for that queue.
  408. *
  409. * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
  410. * channels supported in hardware.
  411. */
  412. int iwl_hw_tx_queue_init(struct iwl_priv *priv,
  413. struct iwl_tx_queue *txq)
  414. {
  415. int ret;
  416. unsigned long flags;
  417. int txq_id = txq->q.id;
  418. spin_lock_irqsave(&priv->lock, flags);
  419. ret = iwl_grab_nic_access(priv);
  420. if (ret) {
  421. spin_unlock_irqrestore(&priv->lock, flags);
  422. return ret;
  423. }
  424. /* Circular buffer (TFD queue in DRAM) physical base address */
  425. iwl_write_direct32(priv, FH_MEM_CBBC_QUEUE(txq_id),
  426. txq->q.dma_addr >> 8);
  427. iwl_release_nic_access(priv);
  428. spin_unlock_irqrestore(&priv->lock, flags);
  429. return 0;
  430. }
  431. /******************************************************************************
  432. *
  433. * Misc. internal state and helper functions
  434. *
  435. ******************************************************************************/
  436. static void iwl_ht_conf(struct iwl_priv *priv,
  437. struct ieee80211_bss_conf *bss_conf)
  438. {
  439. struct ieee80211_sta_ht_cap *ht_conf;
  440. struct iwl_ht_info *iwl_conf = &priv->current_ht_config;
  441. struct ieee80211_sta *sta;
  442. IWL_DEBUG_MAC80211(priv, "enter: \n");
  443. if (!iwl_conf->is_ht)
  444. return;
  445. /*
  446. * It is totally wrong to base global information on something
  447. * that is valid only when associated, alas, this driver works
  448. * that way and I don't know how to fix it.
  449. */
  450. rcu_read_lock();
  451. sta = ieee80211_find_sta(priv->hw, priv->bssid);
  452. if (!sta) {
  453. rcu_read_unlock();
  454. return;
  455. }
  456. ht_conf = &sta->ht_cap;
  457. if (ht_conf->cap & IEEE80211_HT_CAP_SGI_20)
  458. iwl_conf->sgf |= HT_SHORT_GI_20MHZ;
  459. if (ht_conf->cap & IEEE80211_HT_CAP_SGI_40)
  460. iwl_conf->sgf |= HT_SHORT_GI_40MHZ;
  461. iwl_conf->is_green_field = !!(ht_conf->cap & IEEE80211_HT_CAP_GRN_FLD);
  462. iwl_conf->max_amsdu_size =
  463. !!(ht_conf->cap & IEEE80211_HT_CAP_MAX_AMSDU);
  464. iwl_conf->supported_chan_width =
  465. !!(ht_conf->cap & IEEE80211_HT_CAP_SUP_WIDTH_20_40);
  466. /*
  467. * XXX: The HT configuration needs to be moved into iwl_mac_config()
  468. * to be done there correctly.
  469. */
  470. iwl_conf->extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_NONE;
  471. if (conf_is_ht40_minus(&priv->hw->conf))
  472. iwl_conf->extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_BELOW;
  473. else if (conf_is_ht40_plus(&priv->hw->conf))
  474. iwl_conf->extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_ABOVE;
  475. /* If no above or below channel supplied disable FAT channel */
  476. if (iwl_conf->extension_chan_offset != IEEE80211_HT_PARAM_CHA_SEC_ABOVE &&
  477. iwl_conf->extension_chan_offset != IEEE80211_HT_PARAM_CHA_SEC_BELOW)
  478. iwl_conf->supported_chan_width = 0;
  479. iwl_conf->sm_ps = (u8)((ht_conf->cap & IEEE80211_HT_CAP_SM_PS) >> 2);
  480. memcpy(&iwl_conf->mcs, &ht_conf->mcs, 16);
  481. iwl_conf->tx_chan_width = iwl_conf->supported_chan_width != 0;
  482. iwl_conf->ht_protection =
  483. bss_conf->ht.operation_mode & IEEE80211_HT_OP_MODE_PROTECTION;
  484. iwl_conf->non_GF_STA_present =
  485. !!(bss_conf->ht.operation_mode & IEEE80211_HT_OP_MODE_NON_GF_STA_PRSNT);
  486. rcu_read_unlock();
  487. IWL_DEBUG_MAC80211(priv, "leave\n");
  488. }
  489. /*
  490. * QoS support
  491. */
  492. static void iwl_activate_qos(struct iwl_priv *priv, u8 force)
  493. {
  494. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  495. return;
  496. priv->qos_data.def_qos_parm.qos_flags = 0;
  497. if (priv->qos_data.qos_cap.q_AP.queue_request &&
  498. !priv->qos_data.qos_cap.q_AP.txop_request)
  499. priv->qos_data.def_qos_parm.qos_flags |=
  500. QOS_PARAM_FLG_TXOP_TYPE_MSK;
  501. if (priv->qos_data.qos_active)
  502. priv->qos_data.def_qos_parm.qos_flags |=
  503. QOS_PARAM_FLG_UPDATE_EDCA_MSK;
  504. if (priv->current_ht_config.is_ht)
  505. priv->qos_data.def_qos_parm.qos_flags |= QOS_PARAM_FLG_TGN_MSK;
  506. if (force || iwl_is_associated(priv)) {
  507. IWL_DEBUG_QOS(priv, "send QoS cmd with Qos active=%d FLAGS=0x%X\n",
  508. priv->qos_data.qos_active,
  509. priv->qos_data.def_qos_parm.qos_flags);
  510. iwl_send_cmd_pdu_async(priv, REPLY_QOS_PARAM,
  511. sizeof(struct iwl_qosparam_cmd),
  512. &priv->qos_data.def_qos_parm, NULL);
  513. }
  514. }
  515. #define MAX_UCODE_BEACON_INTERVAL 4096
  516. static u16 iwl_adjust_beacon_interval(u16 beacon_val)
  517. {
  518. u16 new_val = 0;
  519. u16 beacon_factor = 0;
  520. beacon_factor = (beacon_val + MAX_UCODE_BEACON_INTERVAL)
  521. / MAX_UCODE_BEACON_INTERVAL;
  522. new_val = beacon_val / beacon_factor;
  523. return new_val;
  524. }
  525. static void iwl_setup_rxon_timing(struct iwl_priv *priv)
  526. {
  527. u64 tsf;
  528. s32 interval_tm, rem;
  529. unsigned long flags;
  530. struct ieee80211_conf *conf = NULL;
  531. u16 beacon_int = 0;
  532. conf = ieee80211_get_hw_conf(priv->hw);
  533. spin_lock_irqsave(&priv->lock, flags);
  534. priv->rxon_timing.timestamp = cpu_to_le64(priv->timestamp);
  535. priv->rxon_timing.listen_interval = cpu_to_le16(conf->listen_interval);
  536. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  537. beacon_int = iwl_adjust_beacon_interval(priv->beacon_int);
  538. priv->rxon_timing.atim_window = 0;
  539. } else {
  540. beacon_int = iwl_adjust_beacon_interval(conf->beacon_int);
  541. /* TODO: we need to get atim_window from upper stack
  542. * for now we set to 0 */
  543. priv->rxon_timing.atim_window = 0;
  544. }
  545. priv->rxon_timing.beacon_interval = cpu_to_le16(beacon_int);
  546. tsf = priv->timestamp; /* tsf is modifed by do_div: copy it */
  547. interval_tm = beacon_int * 1024;
  548. rem = do_div(tsf, interval_tm);
  549. priv->rxon_timing.beacon_init_val = cpu_to_le32(interval_tm - rem);
  550. spin_unlock_irqrestore(&priv->lock, flags);
  551. IWL_DEBUG_ASSOC(priv, "beacon interval %d beacon timer %d beacon tim %d\n",
  552. le16_to_cpu(priv->rxon_timing.beacon_interval),
  553. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  554. le16_to_cpu(priv->rxon_timing.atim_window));
  555. }
  556. static int iwl_set_mode(struct iwl_priv *priv, int mode)
  557. {
  558. iwl_connection_init_rx_config(priv, mode);
  559. iwl_set_rxon_chain(priv);
  560. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  561. iwl_clear_stations_table(priv);
  562. /* dont commit rxon if rf-kill is on*/
  563. if (!iwl_is_ready_rf(priv))
  564. return -EAGAIN;
  565. cancel_delayed_work(&priv->scan_check);
  566. if (iwl_scan_cancel_timeout(priv, 100)) {
  567. IWL_WARN(priv, "Aborted scan still in progress after 100ms\n");
  568. IWL_DEBUG_MAC80211(priv, "leaving - scan abort failed.\n");
  569. return -EAGAIN;
  570. }
  571. iwl_commit_rxon(priv);
  572. return 0;
  573. }
  574. /******************************************************************************
  575. *
  576. * Generic RX handler implementations
  577. *
  578. ******************************************************************************/
  579. static void iwl_rx_reply_alive(struct iwl_priv *priv,
  580. struct iwl_rx_mem_buffer *rxb)
  581. {
  582. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  583. struct iwl_alive_resp *palive;
  584. struct delayed_work *pwork;
  585. palive = &pkt->u.alive_frame;
  586. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  587. "0x%01X 0x%01X\n",
  588. palive->is_valid, palive->ver_type,
  589. palive->ver_subtype);
  590. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  591. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  592. memcpy(&priv->card_alive_init,
  593. &pkt->u.alive_frame,
  594. sizeof(struct iwl_init_alive_resp));
  595. pwork = &priv->init_alive_start;
  596. } else {
  597. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  598. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  599. sizeof(struct iwl_alive_resp));
  600. pwork = &priv->alive_start;
  601. }
  602. /* We delay the ALIVE response by 5ms to
  603. * give the HW RF Kill time to activate... */
  604. if (palive->is_valid == UCODE_VALID_OK)
  605. queue_delayed_work(priv->workqueue, pwork,
  606. msecs_to_jiffies(5));
  607. else
  608. IWL_WARN(priv, "uCode did not respond OK.\n");
  609. }
  610. static void iwl_rx_reply_error(struct iwl_priv *priv,
  611. struct iwl_rx_mem_buffer *rxb)
  612. {
  613. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  614. IWL_ERR(priv, "Error Reply type 0x%08X cmd %s (0x%02X) "
  615. "seq 0x%04X ser 0x%08X\n",
  616. le32_to_cpu(pkt->u.err_resp.error_type),
  617. get_cmd_string(pkt->u.err_resp.cmd_id),
  618. pkt->u.err_resp.cmd_id,
  619. le16_to_cpu(pkt->u.err_resp.bad_cmd_seq_num),
  620. le32_to_cpu(pkt->u.err_resp.error_info));
  621. }
  622. static void iwl_rx_pm_sleep_notif(struct iwl_priv *priv,
  623. struct iwl_rx_mem_buffer *rxb)
  624. {
  625. #ifdef CONFIG_IWLWIFI_DEBUG
  626. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  627. struct iwl_sleep_notification *sleep = &(pkt->u.sleep_notif);
  628. IWL_DEBUG_RX(priv, "sleep mode: %d, src: %d\n",
  629. sleep->pm_sleep_mode, sleep->pm_wakeup_src);
  630. #endif
  631. }
  632. static void iwl_rx_pm_debug_statistics_notif(struct iwl_priv *priv,
  633. struct iwl_rx_mem_buffer *rxb)
  634. {
  635. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  636. IWL_DEBUG_RADIO(priv, "Dumping %d bytes of unhandled "
  637. "notification for %s:\n",
  638. le32_to_cpu(pkt->len), get_cmd_string(pkt->hdr.cmd));
  639. iwl_print_hex_dump(priv, IWL_DL_RADIO, pkt->u.raw, le32_to_cpu(pkt->len));
  640. }
  641. static void iwl_bg_beacon_update(struct work_struct *work)
  642. {
  643. struct iwl_priv *priv =
  644. container_of(work, struct iwl_priv, beacon_update);
  645. struct sk_buff *beacon;
  646. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  647. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  648. if (!beacon) {
  649. IWL_ERR(priv, "update beacon failed\n");
  650. return;
  651. }
  652. mutex_lock(&priv->mutex);
  653. /* new beacon skb is allocated every time; dispose previous.*/
  654. if (priv->ibss_beacon)
  655. dev_kfree_skb(priv->ibss_beacon);
  656. priv->ibss_beacon = beacon;
  657. mutex_unlock(&priv->mutex);
  658. iwl_send_beacon_cmd(priv);
  659. }
  660. /**
  661. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  662. *
  663. * This callback is provided in order to send a statistics request.
  664. *
  665. * This timer function is continually reset to execute within
  666. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  667. * was received. We need to ensure we receive the statistics in order
  668. * to update the temperature used for calibrating the TXPOWER.
  669. */
  670. static void iwl_bg_statistics_periodic(unsigned long data)
  671. {
  672. struct iwl_priv *priv = (struct iwl_priv *)data;
  673. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  674. return;
  675. /* dont send host command if rf-kill is on */
  676. if (!iwl_is_ready_rf(priv))
  677. return;
  678. iwl_send_statistics_request(priv, CMD_ASYNC);
  679. }
  680. static void iwl_rx_beacon_notif(struct iwl_priv *priv,
  681. struct iwl_rx_mem_buffer *rxb)
  682. {
  683. #ifdef CONFIG_IWLWIFI_DEBUG
  684. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  685. struct iwl4965_beacon_notif *beacon =
  686. (struct iwl4965_beacon_notif *)pkt->u.raw;
  687. u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  688. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  689. "tsf %d %d rate %d\n",
  690. le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
  691. beacon->beacon_notify_hdr.failure_frame,
  692. le32_to_cpu(beacon->ibss_mgr_status),
  693. le32_to_cpu(beacon->high_tsf),
  694. le32_to_cpu(beacon->low_tsf), rate);
  695. #endif
  696. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  697. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  698. queue_work(priv->workqueue, &priv->beacon_update);
  699. }
  700. /* Handle notification from uCode that card's power state is changing
  701. * due to software, hardware, or critical temperature RFKILL */
  702. static void iwl_rx_card_state_notif(struct iwl_priv *priv,
  703. struct iwl_rx_mem_buffer *rxb)
  704. {
  705. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  706. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  707. unsigned long status = priv->status;
  708. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s\n",
  709. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  710. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  711. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  712. RF_CARD_DISABLED)) {
  713. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  714. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  715. if (!iwl_grab_nic_access(priv)) {
  716. iwl_write_direct32(
  717. priv, HBUS_TARG_MBX_C,
  718. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  719. iwl_release_nic_access(priv);
  720. }
  721. if (!(flags & RXON_CARD_DISABLED)) {
  722. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  723. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  724. if (!iwl_grab_nic_access(priv)) {
  725. iwl_write_direct32(
  726. priv, HBUS_TARG_MBX_C,
  727. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  728. iwl_release_nic_access(priv);
  729. }
  730. }
  731. if (flags & RF_CARD_DISABLED) {
  732. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  733. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  734. iwl_read32(priv, CSR_UCODE_DRV_GP1);
  735. if (!iwl_grab_nic_access(priv))
  736. iwl_release_nic_access(priv);
  737. }
  738. }
  739. if (flags & HW_CARD_DISABLED)
  740. set_bit(STATUS_RF_KILL_HW, &priv->status);
  741. else
  742. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  743. if (flags & SW_CARD_DISABLED)
  744. set_bit(STATUS_RF_KILL_SW, &priv->status);
  745. else
  746. clear_bit(STATUS_RF_KILL_SW, &priv->status);
  747. if (!(flags & RXON_CARD_DISABLED))
  748. iwl_scan_cancel(priv);
  749. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  750. test_bit(STATUS_RF_KILL_HW, &priv->status)) ||
  751. (test_bit(STATUS_RF_KILL_SW, &status) !=
  752. test_bit(STATUS_RF_KILL_SW, &priv->status)))
  753. queue_work(priv->workqueue, &priv->rf_kill);
  754. else
  755. wake_up_interruptible(&priv->wait_command_queue);
  756. }
  757. int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
  758. {
  759. int ret;
  760. unsigned long flags;
  761. spin_lock_irqsave(&priv->lock, flags);
  762. ret = iwl_grab_nic_access(priv);
  763. if (ret)
  764. goto err;
  765. if (src == IWL_PWR_SRC_VAUX) {
  766. if (pci_pme_capable(priv->pci_dev, PCI_D3cold))
  767. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  768. APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
  769. ~APMG_PS_CTRL_MSK_PWR_SRC);
  770. } else {
  771. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  772. APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
  773. ~APMG_PS_CTRL_MSK_PWR_SRC);
  774. }
  775. iwl_release_nic_access(priv);
  776. err:
  777. spin_unlock_irqrestore(&priv->lock, flags);
  778. return ret;
  779. }
  780. /**
  781. * iwl_setup_rx_handlers - Initialize Rx handler callbacks
  782. *
  783. * Setup the RX handlers for each of the reply types sent from the uCode
  784. * to the host.
  785. *
  786. * This function chains into the hardware specific files for them to setup
  787. * any hardware specific handlers as well.
  788. */
  789. static void iwl_setup_rx_handlers(struct iwl_priv *priv)
  790. {
  791. priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
  792. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  793. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  794. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  795. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  796. iwl_rx_pm_debug_statistics_notif;
  797. priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
  798. /*
  799. * The same handler is used for both the REPLY to a discrete
  800. * statistics request from the host as well as for the periodic
  801. * statistics notifications (after received beacons) from the uCode.
  802. */
  803. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_rx_statistics;
  804. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
  805. iwl_setup_spectrum_handlers(priv);
  806. iwl_setup_rx_scan_handlers(priv);
  807. /* status change handler */
  808. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
  809. priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
  810. iwl_rx_missed_beacon_notif;
  811. /* Rx handlers */
  812. priv->rx_handlers[REPLY_RX_PHY_CMD] = iwl_rx_reply_rx_phy;
  813. priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwl_rx_reply_rx;
  814. /* block ack */
  815. priv->rx_handlers[REPLY_COMPRESSED_BA] = iwl_rx_reply_compressed_ba;
  816. /* Set up hardware specific Rx handlers */
  817. priv->cfg->ops->lib->rx_handler_setup(priv);
  818. }
  819. /**
  820. * iwl_rx_handle - Main entry function for receiving responses from uCode
  821. *
  822. * Uses the priv->rx_handlers callback function array to invoke
  823. * the appropriate handlers, including command responses,
  824. * frame-received notifications, and other notifications.
  825. */
  826. void iwl_rx_handle(struct iwl_priv *priv)
  827. {
  828. struct iwl_rx_mem_buffer *rxb;
  829. struct iwl_rx_packet *pkt;
  830. struct iwl_rx_queue *rxq = &priv->rxq;
  831. u32 r, i;
  832. int reclaim;
  833. unsigned long flags;
  834. u8 fill_rx = 0;
  835. u32 count = 8;
  836. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  837. * buffer that the driver may process (last buffer filled by ucode). */
  838. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  839. i = rxq->read;
  840. /* Rx interrupt, but nothing sent from uCode */
  841. if (i == r)
  842. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  843. if (iwl_rx_queue_space(rxq) > (RX_QUEUE_SIZE / 2))
  844. fill_rx = 1;
  845. while (i != r) {
  846. rxb = rxq->queue[i];
  847. /* If an RXB doesn't have a Rx queue slot associated with it,
  848. * then a bug has been introduced in the queue refilling
  849. * routines -- catch it here */
  850. BUG_ON(rxb == NULL);
  851. rxq->queue[i] = NULL;
  852. dma_sync_single_range_for_cpu(
  853. &priv->pci_dev->dev, rxb->real_dma_addr,
  854. rxb->aligned_dma_addr - rxb->real_dma_addr,
  855. priv->hw_params.rx_buf_size,
  856. PCI_DMA_FROMDEVICE);
  857. pkt = (struct iwl_rx_packet *)rxb->skb->data;
  858. /* Reclaim a command buffer only if this packet is a response
  859. * to a (driver-originated) command.
  860. * If the packet (e.g. Rx frame) originated from uCode,
  861. * there is no command buffer to reclaim.
  862. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  863. * but apparently a few don't get set; catch them here. */
  864. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  865. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  866. (pkt->hdr.cmd != REPLY_RX) &&
  867. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  868. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  869. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  870. (pkt->hdr.cmd != REPLY_TX);
  871. /* Based on type of command response or notification,
  872. * handle those that need handling via function in
  873. * rx_handlers table. See iwl_setup_rx_handlers() */
  874. if (priv->rx_handlers[pkt->hdr.cmd]) {
  875. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  876. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  877. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  878. } else {
  879. /* No handling needed */
  880. IWL_DEBUG_RX(priv,
  881. "r %d i %d No handler needed for %s, 0x%02x\n",
  882. r, i, get_cmd_string(pkt->hdr.cmd),
  883. pkt->hdr.cmd);
  884. }
  885. if (reclaim) {
  886. /* Invoke any callbacks, transfer the skb to caller, and
  887. * fire off the (possibly) blocking iwl_send_cmd()
  888. * as we reclaim the driver command queue */
  889. if (rxb && rxb->skb)
  890. iwl_tx_cmd_complete(priv, rxb);
  891. else
  892. IWL_WARN(priv, "Claim null rxb?\n");
  893. }
  894. /* For now we just don't re-use anything. We can tweak this
  895. * later to try and re-use notification packets and SKBs that
  896. * fail to Rx correctly */
  897. if (rxb->skb != NULL) {
  898. priv->alloc_rxb_skb--;
  899. dev_kfree_skb_any(rxb->skb);
  900. rxb->skb = NULL;
  901. }
  902. pci_unmap_single(priv->pci_dev, rxb->real_dma_addr,
  903. priv->hw_params.rx_buf_size + 256,
  904. PCI_DMA_FROMDEVICE);
  905. spin_lock_irqsave(&rxq->lock, flags);
  906. list_add_tail(&rxb->list, &priv->rxq.rx_used);
  907. spin_unlock_irqrestore(&rxq->lock, flags);
  908. i = (i + 1) & RX_QUEUE_MASK;
  909. /* If there are a lot of unused frames,
  910. * restock the Rx queue so ucode wont assert. */
  911. if (fill_rx) {
  912. count++;
  913. if (count >= 8) {
  914. priv->rxq.read = i;
  915. iwl_rx_queue_restock(priv);
  916. count = 0;
  917. }
  918. }
  919. }
  920. /* Backtrack one entry */
  921. priv->rxq.read = i;
  922. iwl_rx_queue_restock(priv);
  923. }
  924. /* call this function to flush any scheduled tasklet */
  925. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  926. {
  927. /* wait to make sure we flush pending tasklet*/
  928. synchronize_irq(priv->pci_dev->irq);
  929. tasklet_kill(&priv->irq_tasklet);
  930. }
  931. static void iwl_error_recovery(struct iwl_priv *priv)
  932. {
  933. unsigned long flags;
  934. memcpy(&priv->staging_rxon, &priv->recovery_rxon,
  935. sizeof(priv->staging_rxon));
  936. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  937. iwl_commit_rxon(priv);
  938. iwl_rxon_add_station(priv, priv->bssid, 1);
  939. spin_lock_irqsave(&priv->lock, flags);
  940. priv->assoc_id = le16_to_cpu(priv->staging_rxon.assoc_id);
  941. priv->error_recovering = 0;
  942. spin_unlock_irqrestore(&priv->lock, flags);
  943. }
  944. static void iwl_irq_tasklet(struct iwl_priv *priv)
  945. {
  946. u32 inta, handled = 0;
  947. u32 inta_fh;
  948. unsigned long flags;
  949. #ifdef CONFIG_IWLWIFI_DEBUG
  950. u32 inta_mask;
  951. #endif
  952. spin_lock_irqsave(&priv->lock, flags);
  953. /* Ack/clear/reset pending uCode interrupts.
  954. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  955. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  956. inta = iwl_read32(priv, CSR_INT);
  957. iwl_write32(priv, CSR_INT, inta);
  958. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  959. * Any new interrupts that happen after this, either while we're
  960. * in this tasklet, or later, will show up in next ISR/tasklet. */
  961. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  962. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  963. #ifdef CONFIG_IWLWIFI_DEBUG
  964. if (priv->debug_level & IWL_DL_ISR) {
  965. /* just for debug */
  966. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  967. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  968. inta, inta_mask, inta_fh);
  969. }
  970. #endif
  971. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  972. * atomic, make sure that inta covers all the interrupts that
  973. * we've discovered, even if FH interrupt came in just after
  974. * reading CSR_INT. */
  975. if (inta_fh & CSR49_FH_INT_RX_MASK)
  976. inta |= CSR_INT_BIT_FH_RX;
  977. if (inta_fh & CSR49_FH_INT_TX_MASK)
  978. inta |= CSR_INT_BIT_FH_TX;
  979. /* Now service all interrupt bits discovered above. */
  980. if (inta & CSR_INT_BIT_HW_ERR) {
  981. IWL_ERR(priv, "Microcode HW error detected. Restarting.\n");
  982. /* Tell the device to stop sending interrupts */
  983. iwl_disable_interrupts(priv);
  984. iwl_irq_handle_error(priv);
  985. handled |= CSR_INT_BIT_HW_ERR;
  986. spin_unlock_irqrestore(&priv->lock, flags);
  987. return;
  988. }
  989. #ifdef CONFIG_IWLWIFI_DEBUG
  990. if (priv->debug_level & (IWL_DL_ISR)) {
  991. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  992. if (inta & CSR_INT_BIT_SCD)
  993. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  994. "the frame/frames.\n");
  995. /* Alive notification via Rx interrupt will do the real work */
  996. if (inta & CSR_INT_BIT_ALIVE)
  997. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  998. }
  999. #endif
  1000. /* Safely ignore these bits for debug checks below */
  1001. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1002. /* HW RF KILL switch toggled */
  1003. if (inta & CSR_INT_BIT_RF_KILL) {
  1004. int hw_rf_kill = 0;
  1005. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  1006. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  1007. hw_rf_kill = 1;
  1008. IWL_DEBUG_RF_KILL(priv, "RF_KILL bit toggled to %s.\n",
  1009. hw_rf_kill ? "disable radio" : "enable radio");
  1010. /* driver only loads ucode once setting the interface up.
  1011. * the driver allows loading the ucode even if the radio
  1012. * is killed. Hence update the killswitch state here. The
  1013. * rfkill handler will care about restarting if needed.
  1014. */
  1015. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  1016. if (hw_rf_kill)
  1017. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1018. else
  1019. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1020. queue_work(priv->workqueue, &priv->rf_kill);
  1021. }
  1022. handled |= CSR_INT_BIT_RF_KILL;
  1023. }
  1024. /* Chip got too hot and stopped itself */
  1025. if (inta & CSR_INT_BIT_CT_KILL) {
  1026. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  1027. handled |= CSR_INT_BIT_CT_KILL;
  1028. }
  1029. /* Error detected by uCode */
  1030. if (inta & CSR_INT_BIT_SW_ERR) {
  1031. IWL_ERR(priv, "Microcode SW error detected. "
  1032. " Restarting 0x%X.\n", inta);
  1033. iwl_irq_handle_error(priv);
  1034. handled |= CSR_INT_BIT_SW_ERR;
  1035. }
  1036. /* uCode wakes up after power-down sleep */
  1037. if (inta & CSR_INT_BIT_WAKEUP) {
  1038. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1039. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1040. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  1041. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  1042. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  1043. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  1044. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  1045. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  1046. handled |= CSR_INT_BIT_WAKEUP;
  1047. }
  1048. /* All uCode command responses, including Tx command responses,
  1049. * Rx "responses" (frame-received notification), and other
  1050. * notifications from uCode come through here*/
  1051. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1052. iwl_rx_handle(priv);
  1053. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1054. }
  1055. if (inta & CSR_INT_BIT_FH_TX) {
  1056. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  1057. handled |= CSR_INT_BIT_FH_TX;
  1058. /* FH finished to write, send event */
  1059. priv->ucode_write_complete = 1;
  1060. wake_up_interruptible(&priv->wait_command_queue);
  1061. }
  1062. if (inta & ~handled)
  1063. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1064. if (inta & ~CSR_INI_SET_MASK) {
  1065. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1066. inta & ~CSR_INI_SET_MASK);
  1067. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1068. }
  1069. /* Re-enable all interrupts */
  1070. /* only Re-enable if diabled by irq */
  1071. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1072. iwl_enable_interrupts(priv);
  1073. #ifdef CONFIG_IWLWIFI_DEBUG
  1074. if (priv->debug_level & (IWL_DL_ISR)) {
  1075. inta = iwl_read32(priv, CSR_INT);
  1076. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1077. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1078. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1079. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1080. }
  1081. #endif
  1082. spin_unlock_irqrestore(&priv->lock, flags);
  1083. }
  1084. static irqreturn_t iwl_isr(int irq, void *data)
  1085. {
  1086. struct iwl_priv *priv = data;
  1087. u32 inta, inta_mask;
  1088. u32 inta_fh;
  1089. if (!priv)
  1090. return IRQ_NONE;
  1091. spin_lock(&priv->lock);
  1092. /* Disable (but don't clear!) interrupts here to avoid
  1093. * back-to-back ISRs and sporadic interrupts from our NIC.
  1094. * If we have something to service, the tasklet will re-enable ints.
  1095. * If we *don't* have something, we'll re-enable before leaving here. */
  1096. inta_mask = iwl_read32(priv, CSR_INT_MASK); /* just for debug */
  1097. iwl_write32(priv, CSR_INT_MASK, 0x00000000);
  1098. /* Discover which interrupts are active/pending */
  1099. inta = iwl_read32(priv, CSR_INT);
  1100. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1101. /* Ignore interrupt if there's nothing in NIC to service.
  1102. * This may be due to IRQ shared with another device,
  1103. * or due to sporadic interrupts thrown from our NIC. */
  1104. if (!inta && !inta_fh) {
  1105. IWL_DEBUG_ISR(priv, "Ignore interrupt, inta == 0, inta_fh == 0\n");
  1106. goto none;
  1107. }
  1108. if ((inta == 0xFFFFFFFF) || ((inta & 0xFFFFFFF0) == 0xa5a5a5a0)) {
  1109. /* Hardware disappeared. It might have already raised
  1110. * an interrupt */
  1111. IWL_WARN(priv, "HARDWARE GONE?? INTA == 0x%08x\n", inta);
  1112. goto unplugged;
  1113. }
  1114. IWL_DEBUG_ISR(priv, "ISR inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1115. inta, inta_mask, inta_fh);
  1116. inta &= ~CSR_INT_BIT_SCD;
  1117. /* iwl_irq_tasklet() will service interrupts and re-enable them */
  1118. if (likely(inta || inta_fh))
  1119. tasklet_schedule(&priv->irq_tasklet);
  1120. unplugged:
  1121. spin_unlock(&priv->lock);
  1122. return IRQ_HANDLED;
  1123. none:
  1124. /* re-enable interrupts here since we don't have anything to service. */
  1125. /* only Re-enable if diabled by irq */
  1126. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1127. iwl_enable_interrupts(priv);
  1128. spin_unlock(&priv->lock);
  1129. return IRQ_NONE;
  1130. }
  1131. /******************************************************************************
  1132. *
  1133. * uCode download functions
  1134. *
  1135. ******************************************************************************/
  1136. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  1137. {
  1138. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1139. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1140. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1141. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1142. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1143. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1144. }
  1145. static void iwl_nic_start(struct iwl_priv *priv)
  1146. {
  1147. /* Remove all resets to allow NIC to operate */
  1148. iwl_write32(priv, CSR_RESET, 0);
  1149. }
  1150. /**
  1151. * iwl_read_ucode - Read uCode images from disk file.
  1152. *
  1153. * Copy into buffers for card to fetch via bus-mastering
  1154. */
  1155. static int iwl_read_ucode(struct iwl_priv *priv)
  1156. {
  1157. struct iwl_ucode *ucode;
  1158. int ret = -EINVAL, index;
  1159. const struct firmware *ucode_raw;
  1160. const char *name_pre = priv->cfg->fw_name_pre;
  1161. const unsigned int api_max = priv->cfg->ucode_api_max;
  1162. const unsigned int api_min = priv->cfg->ucode_api_min;
  1163. char buf[25];
  1164. u8 *src;
  1165. size_t len;
  1166. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1167. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1168. * request_firmware() is synchronous, file is in memory on return. */
  1169. for (index = api_max; index >= api_min; index--) {
  1170. sprintf(buf, "%s%d%s", name_pre, index, ".ucode");
  1171. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1172. if (ret < 0) {
  1173. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1174. buf, ret);
  1175. if (ret == -ENOENT)
  1176. continue;
  1177. else
  1178. goto error;
  1179. } else {
  1180. if (index < api_max)
  1181. IWL_ERR(priv, "Loaded firmware %s, "
  1182. "which is deprecated. "
  1183. "Please use API v%u instead.\n",
  1184. buf, api_max);
  1185. IWL_DEBUG_INFO(priv, "Got firmware '%s' file (%zd bytes) from disk\n",
  1186. buf, ucode_raw->size);
  1187. break;
  1188. }
  1189. }
  1190. if (ret < 0)
  1191. goto error;
  1192. /* Make sure that we got at least our header! */
  1193. if (ucode_raw->size < sizeof(*ucode)) {
  1194. IWL_ERR(priv, "File size way too small!\n");
  1195. ret = -EINVAL;
  1196. goto err_release;
  1197. }
  1198. /* Data from ucode file: header followed by uCode images */
  1199. ucode = (void *)ucode_raw->data;
  1200. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1201. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1202. inst_size = le32_to_cpu(ucode->inst_size);
  1203. data_size = le32_to_cpu(ucode->data_size);
  1204. init_size = le32_to_cpu(ucode->init_size);
  1205. init_data_size = le32_to_cpu(ucode->init_data_size);
  1206. boot_size = le32_to_cpu(ucode->boot_size);
  1207. /* api_ver should match the api version forming part of the
  1208. * firmware filename ... but we don't check for that and only rely
  1209. * on the API version read from firware header from here on forward */
  1210. if (api_ver < api_min || api_ver > api_max) {
  1211. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1212. "Driver supports v%u, firmware is v%u.\n",
  1213. api_max, api_ver);
  1214. priv->ucode_ver = 0;
  1215. ret = -EINVAL;
  1216. goto err_release;
  1217. }
  1218. if (api_ver != api_max)
  1219. IWL_ERR(priv, "Firmware has old API version. Expected v%u, "
  1220. "got v%u. New firmware can be obtained "
  1221. "from http://www.intellinuxwireless.org.\n",
  1222. api_max, api_ver);
  1223. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1224. IWL_UCODE_MAJOR(priv->ucode_ver),
  1225. IWL_UCODE_MINOR(priv->ucode_ver),
  1226. IWL_UCODE_API(priv->ucode_ver),
  1227. IWL_UCODE_SERIAL(priv->ucode_ver));
  1228. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1229. priv->ucode_ver);
  1230. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1231. inst_size);
  1232. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1233. data_size);
  1234. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1235. init_size);
  1236. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1237. init_data_size);
  1238. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1239. boot_size);
  1240. /* Verify size of file vs. image size info in file's header */
  1241. if (ucode_raw->size < sizeof(*ucode) +
  1242. inst_size + data_size + init_size +
  1243. init_data_size + boot_size) {
  1244. IWL_DEBUG_INFO(priv, "uCode file size %d too small\n",
  1245. (int)ucode_raw->size);
  1246. ret = -EINVAL;
  1247. goto err_release;
  1248. }
  1249. /* Verify that uCode images will fit in card's SRAM */
  1250. if (inst_size > priv->hw_params.max_inst_size) {
  1251. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1252. inst_size);
  1253. ret = -EINVAL;
  1254. goto err_release;
  1255. }
  1256. if (data_size > priv->hw_params.max_data_size) {
  1257. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1258. data_size);
  1259. ret = -EINVAL;
  1260. goto err_release;
  1261. }
  1262. if (init_size > priv->hw_params.max_inst_size) {
  1263. IWL_INFO(priv, "uCode init instr len %d too large to fit in\n",
  1264. init_size);
  1265. ret = -EINVAL;
  1266. goto err_release;
  1267. }
  1268. if (init_data_size > priv->hw_params.max_data_size) {
  1269. IWL_INFO(priv, "uCode init data len %d too large to fit in\n",
  1270. init_data_size);
  1271. ret = -EINVAL;
  1272. goto err_release;
  1273. }
  1274. if (boot_size > priv->hw_params.max_bsm_size) {
  1275. IWL_INFO(priv, "uCode boot instr len %d too large to fit in\n",
  1276. boot_size);
  1277. ret = -EINVAL;
  1278. goto err_release;
  1279. }
  1280. /* Allocate ucode buffers for card's bus-master loading ... */
  1281. /* Runtime instructions and 2 copies of data:
  1282. * 1) unmodified from disk
  1283. * 2) backup cache for save/restore during power-downs */
  1284. priv->ucode_code.len = inst_size;
  1285. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1286. priv->ucode_data.len = data_size;
  1287. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1288. priv->ucode_data_backup.len = data_size;
  1289. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1290. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1291. !priv->ucode_data_backup.v_addr)
  1292. goto err_pci_alloc;
  1293. /* Initialization instructions and data */
  1294. if (init_size && init_data_size) {
  1295. priv->ucode_init.len = init_size;
  1296. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1297. priv->ucode_init_data.len = init_data_size;
  1298. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1299. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1300. goto err_pci_alloc;
  1301. }
  1302. /* Bootstrap (instructions only, no data) */
  1303. if (boot_size) {
  1304. priv->ucode_boot.len = boot_size;
  1305. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1306. if (!priv->ucode_boot.v_addr)
  1307. goto err_pci_alloc;
  1308. }
  1309. /* Copy images into buffers for card's bus-master reads ... */
  1310. /* Runtime instructions (first block of data in file) */
  1311. src = &ucode->data[0];
  1312. len = priv->ucode_code.len;
  1313. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode instr len %Zd\n", len);
  1314. memcpy(priv->ucode_code.v_addr, src, len);
  1315. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1316. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1317. /* Runtime data (2nd block)
  1318. * NOTE: Copy into backup buffer will be done in iwl_up() */
  1319. src = &ucode->data[inst_size];
  1320. len = priv->ucode_data.len;
  1321. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode data len %Zd\n", len);
  1322. memcpy(priv->ucode_data.v_addr, src, len);
  1323. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1324. /* Initialization instructions (3rd block) */
  1325. if (init_size) {
  1326. src = &ucode->data[inst_size + data_size];
  1327. len = priv->ucode_init.len;
  1328. IWL_DEBUG_INFO(priv, "Copying (but not loading) init instr len %Zd\n",
  1329. len);
  1330. memcpy(priv->ucode_init.v_addr, src, len);
  1331. }
  1332. /* Initialization data (4th block) */
  1333. if (init_data_size) {
  1334. src = &ucode->data[inst_size + data_size + init_size];
  1335. len = priv->ucode_init_data.len;
  1336. IWL_DEBUG_INFO(priv, "Copying (but not loading) init data len %Zd\n",
  1337. len);
  1338. memcpy(priv->ucode_init_data.v_addr, src, len);
  1339. }
  1340. /* Bootstrap instructions (5th block) */
  1341. src = &ucode->data[inst_size + data_size + init_size + init_data_size];
  1342. len = priv->ucode_boot.len;
  1343. IWL_DEBUG_INFO(priv, "Copying (but not loading) boot instr len %Zd\n", len);
  1344. memcpy(priv->ucode_boot.v_addr, src, len);
  1345. /* We have our copies now, allow OS release its copies */
  1346. release_firmware(ucode_raw);
  1347. return 0;
  1348. err_pci_alloc:
  1349. IWL_ERR(priv, "failed to allocate pci memory\n");
  1350. ret = -ENOMEM;
  1351. iwl_dealloc_ucode_pci(priv);
  1352. err_release:
  1353. release_firmware(ucode_raw);
  1354. error:
  1355. return ret;
  1356. }
  1357. /* temporary */
  1358. static int iwl_mac_beacon_update(struct ieee80211_hw *hw,
  1359. struct sk_buff *skb);
  1360. /**
  1361. * iwl_alive_start - called after REPLY_ALIVE notification received
  1362. * from protocol/runtime uCode (initialization uCode's
  1363. * Alive gets handled by iwl_init_alive_start()).
  1364. */
  1365. static void iwl_alive_start(struct iwl_priv *priv)
  1366. {
  1367. int ret = 0;
  1368. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1369. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  1370. /* We had an error bringing up the hardware, so take it
  1371. * all the way back down so we can try again */
  1372. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  1373. goto restart;
  1374. }
  1375. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  1376. * This is a paranoid check, because we would not have gotten the
  1377. * "runtime" alive if code weren't properly loaded. */
  1378. if (iwl_verify_ucode(priv)) {
  1379. /* Runtime instruction load was bad;
  1380. * take it all the way back down so we can try again */
  1381. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  1382. goto restart;
  1383. }
  1384. iwl_clear_stations_table(priv);
  1385. ret = priv->cfg->ops->lib->alive_notify(priv);
  1386. if (ret) {
  1387. IWL_WARN(priv,
  1388. "Could not complete ALIVE transition [ntf]: %d\n", ret);
  1389. goto restart;
  1390. }
  1391. /* After the ALIVE response, we can send host commands to the uCode */
  1392. set_bit(STATUS_ALIVE, &priv->status);
  1393. if (iwl_is_rfkill(priv))
  1394. return;
  1395. ieee80211_wake_queues(priv->hw);
  1396. priv->active_rate = priv->rates_mask;
  1397. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  1398. if (iwl_is_associated(priv)) {
  1399. struct iwl_rxon_cmd *active_rxon =
  1400. (struct iwl_rxon_cmd *)&priv->active_rxon;
  1401. memcpy(&priv->staging_rxon, &priv->active_rxon,
  1402. sizeof(priv->staging_rxon));
  1403. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1404. } else {
  1405. /* Initialize our rx_config data */
  1406. iwl_connection_init_rx_config(priv, priv->iw_mode);
  1407. iwl_set_rxon_chain(priv);
  1408. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1409. }
  1410. /* Configure Bluetooth device coexistence support */
  1411. iwl_send_bt_config(priv);
  1412. iwl_reset_run_time_calib(priv);
  1413. /* Configure the adapter for unassociated operation */
  1414. iwl_commit_rxon(priv);
  1415. /* At this point, the NIC is initialized and operational */
  1416. iwl_rf_kill_ct_config(priv);
  1417. iwl_leds_register(priv);
  1418. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  1419. set_bit(STATUS_READY, &priv->status);
  1420. wake_up_interruptible(&priv->wait_command_queue);
  1421. if (priv->error_recovering)
  1422. iwl_error_recovery(priv);
  1423. iwl_power_update_mode(priv, 1);
  1424. /* reassociate for ADHOC mode */
  1425. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  1426. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  1427. priv->vif);
  1428. if (beacon)
  1429. iwl_mac_beacon_update(priv->hw, beacon);
  1430. }
  1431. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  1432. iwl_set_mode(priv, priv->iw_mode);
  1433. return;
  1434. restart:
  1435. queue_work(priv->workqueue, &priv->restart);
  1436. }
  1437. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  1438. static void __iwl_down(struct iwl_priv *priv)
  1439. {
  1440. unsigned long flags;
  1441. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  1442. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  1443. if (!exit_pending)
  1444. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1445. iwl_leds_unregister(priv);
  1446. iwl_clear_stations_table(priv);
  1447. /* Unblock any waiting calls */
  1448. wake_up_interruptible_all(&priv->wait_command_queue);
  1449. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1450. * exiting the module */
  1451. if (!exit_pending)
  1452. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1453. /* stop and reset the on-board processor */
  1454. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  1455. /* tell the device to stop sending interrupts */
  1456. spin_lock_irqsave(&priv->lock, flags);
  1457. iwl_disable_interrupts(priv);
  1458. spin_unlock_irqrestore(&priv->lock, flags);
  1459. iwl_synchronize_irq(priv);
  1460. if (priv->mac80211_registered)
  1461. ieee80211_stop_queues(priv->hw);
  1462. /* If we have not previously called iwl_init() then
  1463. * clear all bits but the RF Kill and SUSPEND bits and return */
  1464. if (!iwl_is_init(priv)) {
  1465. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1466. STATUS_RF_KILL_HW |
  1467. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  1468. STATUS_RF_KILL_SW |
  1469. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1470. STATUS_GEO_CONFIGURED |
  1471. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  1472. STATUS_IN_SUSPEND |
  1473. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1474. STATUS_EXIT_PENDING;
  1475. goto exit;
  1476. }
  1477. /* ...otherwise clear out all the status bits but the RF Kill and
  1478. * SUSPEND bits and continue taking the NIC down. */
  1479. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1480. STATUS_RF_KILL_HW |
  1481. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  1482. STATUS_RF_KILL_SW |
  1483. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1484. STATUS_GEO_CONFIGURED |
  1485. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  1486. STATUS_IN_SUSPEND |
  1487. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1488. STATUS_FW_ERROR |
  1489. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1490. STATUS_EXIT_PENDING;
  1491. spin_lock_irqsave(&priv->lock, flags);
  1492. iwl_clear_bit(priv, CSR_GP_CNTRL,
  1493. CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  1494. spin_unlock_irqrestore(&priv->lock, flags);
  1495. iwl_txq_ctx_stop(priv);
  1496. iwl_rxq_stop(priv);
  1497. spin_lock_irqsave(&priv->lock, flags);
  1498. if (!iwl_grab_nic_access(priv)) {
  1499. iwl_write_prph(priv, APMG_CLK_DIS_REG,
  1500. APMG_CLK_VAL_DMA_CLK_RQT);
  1501. iwl_release_nic_access(priv);
  1502. }
  1503. spin_unlock_irqrestore(&priv->lock, flags);
  1504. udelay(5);
  1505. /* FIXME: apm_ops.suspend(priv) */
  1506. if (exit_pending || test_bit(STATUS_IN_SUSPEND, &priv->status))
  1507. priv->cfg->ops->lib->apm_ops.stop(priv);
  1508. else
  1509. priv->cfg->ops->lib->apm_ops.reset(priv);
  1510. exit:
  1511. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  1512. if (priv->ibss_beacon)
  1513. dev_kfree_skb(priv->ibss_beacon);
  1514. priv->ibss_beacon = NULL;
  1515. /* clear out any free frames */
  1516. iwl_clear_free_frames(priv);
  1517. }
  1518. static void iwl_down(struct iwl_priv *priv)
  1519. {
  1520. mutex_lock(&priv->mutex);
  1521. __iwl_down(priv);
  1522. mutex_unlock(&priv->mutex);
  1523. iwl_cancel_deferred_work(priv);
  1524. }
  1525. #define MAX_HW_RESTARTS 5
  1526. static int __iwl_up(struct iwl_priv *priv)
  1527. {
  1528. int i;
  1529. int ret;
  1530. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1531. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  1532. return -EIO;
  1533. }
  1534. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  1535. IWL_ERR(priv, "ucode not available for device bringup\n");
  1536. return -EIO;
  1537. }
  1538. /* If platform's RF_KILL switch is NOT set to KILL */
  1539. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  1540. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1541. else
  1542. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1543. if (iwl_is_rfkill(priv)) {
  1544. iwl_enable_interrupts(priv);
  1545. IWL_WARN(priv, "Radio disabled by %s RF Kill switch\n",
  1546. test_bit(STATUS_RF_KILL_HW, &priv->status) ? "HW" : "SW");
  1547. return 0;
  1548. }
  1549. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1550. ret = iwl_hw_nic_init(priv);
  1551. if (ret) {
  1552. IWL_ERR(priv, "Unable to init nic\n");
  1553. return ret;
  1554. }
  1555. /* make sure rfkill handshake bits are cleared */
  1556. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1557. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1558. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  1559. /* clear (again), then enable host interrupts */
  1560. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1561. iwl_enable_interrupts(priv);
  1562. /* really make sure rfkill handshake bits are cleared */
  1563. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1564. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1565. /* Copy original ucode data image from disk into backup cache.
  1566. * This will be used to initialize the on-board processor's
  1567. * data SRAM for a clean start when the runtime program first loads. */
  1568. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  1569. priv->ucode_data.len);
  1570. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  1571. iwl_clear_stations_table(priv);
  1572. /* load bootstrap state machine,
  1573. * load bootstrap program into processor's memory,
  1574. * prepare to load the "initialize" uCode */
  1575. ret = priv->cfg->ops->lib->load_ucode(priv);
  1576. if (ret) {
  1577. IWL_ERR(priv, "Unable to set up bootstrap uCode: %d\n",
  1578. ret);
  1579. continue;
  1580. }
  1581. /* Clear out the uCode error bit if it is set */
  1582. clear_bit(STATUS_FW_ERROR, &priv->status);
  1583. /* start card; "initialize" will load runtime ucode */
  1584. iwl_nic_start(priv);
  1585. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  1586. return 0;
  1587. }
  1588. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1589. __iwl_down(priv);
  1590. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1591. /* tried to restart and config the device for as long as our
  1592. * patience could withstand */
  1593. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  1594. return -EIO;
  1595. }
  1596. /*****************************************************************************
  1597. *
  1598. * Workqueue callbacks
  1599. *
  1600. *****************************************************************************/
  1601. static void iwl_bg_init_alive_start(struct work_struct *data)
  1602. {
  1603. struct iwl_priv *priv =
  1604. container_of(data, struct iwl_priv, init_alive_start.work);
  1605. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1606. return;
  1607. mutex_lock(&priv->mutex);
  1608. priv->cfg->ops->lib->init_alive_start(priv);
  1609. mutex_unlock(&priv->mutex);
  1610. }
  1611. static void iwl_bg_alive_start(struct work_struct *data)
  1612. {
  1613. struct iwl_priv *priv =
  1614. container_of(data, struct iwl_priv, alive_start.work);
  1615. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1616. return;
  1617. mutex_lock(&priv->mutex);
  1618. iwl_alive_start(priv);
  1619. mutex_unlock(&priv->mutex);
  1620. }
  1621. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  1622. {
  1623. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  1624. run_time_calib_work);
  1625. mutex_lock(&priv->mutex);
  1626. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  1627. test_bit(STATUS_SCANNING, &priv->status)) {
  1628. mutex_unlock(&priv->mutex);
  1629. return;
  1630. }
  1631. if (priv->start_calib) {
  1632. iwl_chain_noise_calibration(priv, &priv->statistics);
  1633. iwl_sensitivity_calibration(priv, &priv->statistics);
  1634. }
  1635. mutex_unlock(&priv->mutex);
  1636. return;
  1637. }
  1638. static void iwl_bg_up(struct work_struct *data)
  1639. {
  1640. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  1641. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1642. return;
  1643. mutex_lock(&priv->mutex);
  1644. __iwl_up(priv);
  1645. mutex_unlock(&priv->mutex);
  1646. iwl_rfkill_set_hw_state(priv);
  1647. }
  1648. static void iwl_bg_restart(struct work_struct *data)
  1649. {
  1650. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  1651. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1652. return;
  1653. iwl_down(priv);
  1654. queue_work(priv->workqueue, &priv->up);
  1655. }
  1656. static void iwl_bg_rx_replenish(struct work_struct *data)
  1657. {
  1658. struct iwl_priv *priv =
  1659. container_of(data, struct iwl_priv, rx_replenish);
  1660. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1661. return;
  1662. mutex_lock(&priv->mutex);
  1663. iwl_rx_replenish(priv);
  1664. mutex_unlock(&priv->mutex);
  1665. }
  1666. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  1667. static void iwl_post_associate(struct iwl_priv *priv)
  1668. {
  1669. struct ieee80211_conf *conf = NULL;
  1670. int ret = 0;
  1671. unsigned long flags;
  1672. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  1673. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  1674. return;
  1675. }
  1676. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  1677. priv->assoc_id, priv->active_rxon.bssid_addr);
  1678. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1679. return;
  1680. if (!priv->vif || !priv->is_open)
  1681. return;
  1682. iwl_power_cancel_timeout(priv);
  1683. iwl_scan_cancel_timeout(priv, 200);
  1684. conf = ieee80211_get_hw_conf(priv->hw);
  1685. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1686. iwl_commit_rxon(priv);
  1687. iwl_setup_rxon_timing(priv);
  1688. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  1689. sizeof(priv->rxon_timing), &priv->rxon_timing);
  1690. if (ret)
  1691. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  1692. "Attempting to continue.\n");
  1693. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1694. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  1695. iwl_set_rxon_chain(priv);
  1696. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  1697. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  1698. priv->assoc_id, priv->beacon_int);
  1699. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  1700. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1701. else
  1702. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1703. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  1704. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1705. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1706. else
  1707. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1708. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1709. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1710. }
  1711. iwl_commit_rxon(priv);
  1712. switch (priv->iw_mode) {
  1713. case NL80211_IFTYPE_STATION:
  1714. break;
  1715. case NL80211_IFTYPE_ADHOC:
  1716. /* assume default assoc id */
  1717. priv->assoc_id = 1;
  1718. iwl_rxon_add_station(priv, priv->bssid, 0);
  1719. iwl_send_beacon_cmd(priv);
  1720. break;
  1721. default:
  1722. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  1723. __func__, priv->iw_mode);
  1724. break;
  1725. }
  1726. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1727. priv->assoc_station_added = 1;
  1728. spin_lock_irqsave(&priv->lock, flags);
  1729. iwl_activate_qos(priv, 0);
  1730. spin_unlock_irqrestore(&priv->lock, flags);
  1731. /* the chain noise calibration will enabled PM upon completion
  1732. * If chain noise has already been run, then we need to enable
  1733. * power management here */
  1734. if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
  1735. iwl_power_enable_management(priv);
  1736. /* Enable Rx differential gain and sensitivity calibrations */
  1737. iwl_chain_noise_reset(priv);
  1738. priv->start_calib = 1;
  1739. }
  1740. /*****************************************************************************
  1741. *
  1742. * mac80211 entry point functions
  1743. *
  1744. *****************************************************************************/
  1745. #define UCODE_READY_TIMEOUT (4 * HZ)
  1746. static int iwl_mac_start(struct ieee80211_hw *hw)
  1747. {
  1748. struct iwl_priv *priv = hw->priv;
  1749. int ret;
  1750. IWL_DEBUG_MAC80211(priv, "enter\n");
  1751. /* we should be verifying the device is ready to be opened */
  1752. mutex_lock(&priv->mutex);
  1753. memset(&priv->staging_rxon, 0, sizeof(struct iwl_rxon_cmd));
  1754. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  1755. * ucode filename and max sizes are card-specific. */
  1756. if (!priv->ucode_code.len) {
  1757. ret = iwl_read_ucode(priv);
  1758. if (ret) {
  1759. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  1760. mutex_unlock(&priv->mutex);
  1761. return ret;
  1762. }
  1763. }
  1764. ret = __iwl_up(priv);
  1765. mutex_unlock(&priv->mutex);
  1766. iwl_rfkill_set_hw_state(priv);
  1767. if (ret)
  1768. return ret;
  1769. if (iwl_is_rfkill(priv))
  1770. goto out;
  1771. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  1772. if (test_bit(STATUS_IN_SUSPEND, &priv->status))
  1773. return 0;
  1774. /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
  1775. * mac80211 will not be run successfully. */
  1776. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  1777. test_bit(STATUS_READY, &priv->status),
  1778. UCODE_READY_TIMEOUT);
  1779. if (!ret) {
  1780. if (!test_bit(STATUS_READY, &priv->status)) {
  1781. IWL_ERR(priv, "START_ALIVE timeout after %dms.\n",
  1782. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  1783. return -ETIMEDOUT;
  1784. }
  1785. }
  1786. out:
  1787. priv->is_open = 1;
  1788. IWL_DEBUG_MAC80211(priv, "leave\n");
  1789. return 0;
  1790. }
  1791. static void iwl_mac_stop(struct ieee80211_hw *hw)
  1792. {
  1793. struct iwl_priv *priv = hw->priv;
  1794. IWL_DEBUG_MAC80211(priv, "enter\n");
  1795. if (!priv->is_open) {
  1796. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  1797. return;
  1798. }
  1799. priv->is_open = 0;
  1800. if (iwl_is_ready_rf(priv)) {
  1801. /* stop mac, cancel any scan request and clear
  1802. * RXON_FILTER_ASSOC_MSK BIT
  1803. */
  1804. mutex_lock(&priv->mutex);
  1805. iwl_scan_cancel_timeout(priv, 100);
  1806. mutex_unlock(&priv->mutex);
  1807. }
  1808. iwl_down(priv);
  1809. flush_workqueue(priv->workqueue);
  1810. /* enable interrupts again in order to receive rfkill changes */
  1811. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1812. iwl_enable_interrupts(priv);
  1813. IWL_DEBUG_MAC80211(priv, "leave\n");
  1814. }
  1815. static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  1816. {
  1817. struct iwl_priv *priv = hw->priv;
  1818. IWL_DEBUG_MACDUMP(priv, "enter\n");
  1819. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  1820. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  1821. if (iwl_tx_skb(priv, skb))
  1822. dev_kfree_skb_any(skb);
  1823. IWL_DEBUG_MACDUMP(priv, "leave\n");
  1824. return NETDEV_TX_OK;
  1825. }
  1826. static int iwl_mac_add_interface(struct ieee80211_hw *hw,
  1827. struct ieee80211_if_init_conf *conf)
  1828. {
  1829. struct iwl_priv *priv = hw->priv;
  1830. unsigned long flags;
  1831. IWL_DEBUG_MAC80211(priv, "enter: type %d\n", conf->type);
  1832. if (priv->vif) {
  1833. IWL_DEBUG_MAC80211(priv, "leave - vif != NULL\n");
  1834. return -EOPNOTSUPP;
  1835. }
  1836. spin_lock_irqsave(&priv->lock, flags);
  1837. priv->vif = conf->vif;
  1838. priv->iw_mode = conf->type;
  1839. spin_unlock_irqrestore(&priv->lock, flags);
  1840. mutex_lock(&priv->mutex);
  1841. if (conf->mac_addr) {
  1842. IWL_DEBUG_MAC80211(priv, "Set %pM\n", conf->mac_addr);
  1843. memcpy(priv->mac_addr, conf->mac_addr, ETH_ALEN);
  1844. }
  1845. if (iwl_set_mode(priv, conf->type) == -EAGAIN)
  1846. /* we are not ready, will run again when ready */
  1847. set_bit(STATUS_MODE_PENDING, &priv->status);
  1848. mutex_unlock(&priv->mutex);
  1849. IWL_DEBUG_MAC80211(priv, "leave\n");
  1850. return 0;
  1851. }
  1852. /**
  1853. * iwl_mac_config - mac80211 config callback
  1854. *
  1855. * We ignore conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME since it seems to
  1856. * be set inappropriately and the driver currently sets the hardware up to
  1857. * use it whenever needed.
  1858. */
  1859. static int iwl_mac_config(struct ieee80211_hw *hw, u32 changed)
  1860. {
  1861. struct iwl_priv *priv = hw->priv;
  1862. const struct iwl_channel_info *ch_info;
  1863. struct ieee80211_conf *conf = &hw->conf;
  1864. unsigned long flags;
  1865. int ret = 0;
  1866. u16 channel;
  1867. mutex_lock(&priv->mutex);
  1868. IWL_DEBUG_MAC80211(priv, "enter to channel %d\n", conf->channel->hw_value);
  1869. priv->current_ht_config.is_ht = conf_is_ht(conf);
  1870. if (conf->radio_enabled && iwl_radio_kill_sw_enable_radio(priv)) {
  1871. IWL_DEBUG_MAC80211(priv, "leave - RF-KILL - waiting for uCode\n");
  1872. goto out;
  1873. }
  1874. if (!conf->radio_enabled)
  1875. iwl_radio_kill_sw_disable_radio(priv);
  1876. if (!iwl_is_ready(priv)) {
  1877. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  1878. ret = -EIO;
  1879. goto out;
  1880. }
  1881. if (unlikely(!priv->cfg->mod_params->disable_hw_scan &&
  1882. test_bit(STATUS_SCANNING, &priv->status))) {
  1883. IWL_DEBUG_MAC80211(priv, "leave - scanning\n");
  1884. mutex_unlock(&priv->mutex);
  1885. return 0;
  1886. }
  1887. channel = ieee80211_frequency_to_channel(conf->channel->center_freq);
  1888. ch_info = iwl_get_channel_info(priv, conf->channel->band, channel);
  1889. if (!is_channel_valid(ch_info)) {
  1890. IWL_DEBUG_MAC80211(priv, "leave - invalid channel\n");
  1891. ret = -EINVAL;
  1892. goto out;
  1893. }
  1894. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  1895. !is_channel_ibss(ch_info)) {
  1896. IWL_ERR(priv, "channel %d in band %d not IBSS channel\n",
  1897. conf->channel->hw_value, conf->channel->band);
  1898. ret = -EINVAL;
  1899. goto out;
  1900. }
  1901. spin_lock_irqsave(&priv->lock, flags);
  1902. /* if we are switching from ht to 2.4 clear flags
  1903. * from any ht related info since 2.4 does not
  1904. * support ht */
  1905. if ((le16_to_cpu(priv->staging_rxon.channel) != channel)
  1906. #ifdef IEEE80211_CONF_CHANNEL_SWITCH
  1907. && !(conf->flags & IEEE80211_CONF_CHANNEL_SWITCH)
  1908. #endif
  1909. )
  1910. priv->staging_rxon.flags = 0;
  1911. iwl_set_rxon_channel(priv, conf->channel);
  1912. iwl_set_flags_for_band(priv, conf->channel->band);
  1913. /* The list of supported rates and rate mask can be different
  1914. * for each band; since the band may have changed, reset
  1915. * the rate mask to what mac80211 lists */
  1916. iwl_set_rate(priv);
  1917. spin_unlock_irqrestore(&priv->lock, flags);
  1918. #ifdef IEEE80211_CONF_CHANNEL_SWITCH
  1919. if (conf->flags & IEEE80211_CONF_CHANNEL_SWITCH) {
  1920. iwl_hw_channel_switch(priv, conf->channel);
  1921. goto out;
  1922. }
  1923. #endif
  1924. if (!conf->radio_enabled) {
  1925. IWL_DEBUG_MAC80211(priv, "leave - radio disabled\n");
  1926. goto out;
  1927. }
  1928. if (iwl_is_rfkill(priv)) {
  1929. IWL_DEBUG_MAC80211(priv, "leave - RF kill\n");
  1930. ret = -EIO;
  1931. goto out;
  1932. }
  1933. if (conf->flags & IEEE80211_CONF_PS)
  1934. ret = iwl_power_set_user_mode(priv, IWL_POWER_INDEX_3);
  1935. else
  1936. ret = iwl_power_set_user_mode(priv, IWL_POWER_MODE_CAM);
  1937. if (ret)
  1938. IWL_DEBUG_MAC80211(priv, "Error setting power level\n");
  1939. IWL_DEBUG_MAC80211(priv, "TX Power old=%d new=%d\n",
  1940. priv->tx_power_user_lmt, conf->power_level);
  1941. iwl_set_tx_power(priv, conf->power_level, false);
  1942. iwl_set_rate(priv);
  1943. /* call to ensure that 4965 rx_chain is set properly in monitor mode */
  1944. iwl_set_rxon_chain(priv);
  1945. if (memcmp(&priv->active_rxon,
  1946. &priv->staging_rxon, sizeof(priv->staging_rxon)))
  1947. iwl_commit_rxon(priv);
  1948. else
  1949. IWL_DEBUG_INFO(priv, "No re-sending same RXON configuration.\n");
  1950. IWL_DEBUG_MAC80211(priv, "leave\n");
  1951. out:
  1952. mutex_unlock(&priv->mutex);
  1953. return ret;
  1954. }
  1955. static void iwl_config_ap(struct iwl_priv *priv)
  1956. {
  1957. int ret = 0;
  1958. unsigned long flags;
  1959. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1960. return;
  1961. /* The following should be done only at AP bring up */
  1962. if (!iwl_is_associated(priv)) {
  1963. /* RXON - unassoc (to set timing command) */
  1964. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1965. iwl_commit_rxon(priv);
  1966. /* RXON Timing */
  1967. iwl_setup_rxon_timing(priv);
  1968. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  1969. sizeof(priv->rxon_timing), &priv->rxon_timing);
  1970. if (ret)
  1971. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  1972. "Attempting to continue.\n");
  1973. iwl_set_rxon_chain(priv);
  1974. /* FIXME: what should be the assoc_id for AP? */
  1975. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  1976. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  1977. priv->staging_rxon.flags |=
  1978. RXON_FLG_SHORT_PREAMBLE_MSK;
  1979. else
  1980. priv->staging_rxon.flags &=
  1981. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1982. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  1983. if (priv->assoc_capability &
  1984. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1985. priv->staging_rxon.flags |=
  1986. RXON_FLG_SHORT_SLOT_MSK;
  1987. else
  1988. priv->staging_rxon.flags &=
  1989. ~RXON_FLG_SHORT_SLOT_MSK;
  1990. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1991. priv->staging_rxon.flags &=
  1992. ~RXON_FLG_SHORT_SLOT_MSK;
  1993. }
  1994. /* restore RXON assoc */
  1995. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1996. iwl_commit_rxon(priv);
  1997. spin_lock_irqsave(&priv->lock, flags);
  1998. iwl_activate_qos(priv, 1);
  1999. spin_unlock_irqrestore(&priv->lock, flags);
  2000. iwl_rxon_add_station(priv, iwl_bcast_addr, 0);
  2001. }
  2002. iwl_send_beacon_cmd(priv);
  2003. /* FIXME - we need to add code here to detect a totally new
  2004. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2005. * clear sta table, add BCAST sta... */
  2006. }
  2007. static int iwl_mac_config_interface(struct ieee80211_hw *hw,
  2008. struct ieee80211_vif *vif,
  2009. struct ieee80211_if_conf *conf)
  2010. {
  2011. struct iwl_priv *priv = hw->priv;
  2012. int rc;
  2013. if (conf == NULL)
  2014. return -EIO;
  2015. if (priv->vif != vif) {
  2016. IWL_DEBUG_MAC80211(priv, "leave - priv->vif != vif\n");
  2017. return 0;
  2018. }
  2019. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  2020. conf->changed & IEEE80211_IFCC_BEACON) {
  2021. struct sk_buff *beacon = ieee80211_beacon_get(hw, vif);
  2022. if (!beacon)
  2023. return -ENOMEM;
  2024. mutex_lock(&priv->mutex);
  2025. rc = iwl_mac_beacon_update(hw, beacon);
  2026. mutex_unlock(&priv->mutex);
  2027. if (rc)
  2028. return rc;
  2029. }
  2030. if (!iwl_is_alive(priv))
  2031. return -EAGAIN;
  2032. mutex_lock(&priv->mutex);
  2033. if (conf->bssid)
  2034. IWL_DEBUG_MAC80211(priv, "bssid: %pM\n", conf->bssid);
  2035. /*
  2036. * very dubious code was here; the probe filtering flag is never set:
  2037. *
  2038. if (unlikely(test_bit(STATUS_SCANNING, &priv->status)) &&
  2039. !(priv->hw->flags & IEEE80211_HW_NO_PROBE_FILTERING)) {
  2040. */
  2041. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  2042. if (!conf->bssid) {
  2043. conf->bssid = priv->mac_addr;
  2044. memcpy(priv->bssid, priv->mac_addr, ETH_ALEN);
  2045. IWL_DEBUG_MAC80211(priv, "bssid was set to: %pM\n",
  2046. conf->bssid);
  2047. }
  2048. if (priv->ibss_beacon)
  2049. dev_kfree_skb(priv->ibss_beacon);
  2050. priv->ibss_beacon = ieee80211_beacon_get(hw, vif);
  2051. }
  2052. if (iwl_is_rfkill(priv))
  2053. goto done;
  2054. if (conf->bssid && !is_zero_ether_addr(conf->bssid) &&
  2055. !is_multicast_ether_addr(conf->bssid)) {
  2056. /* If there is currently a HW scan going on in the background
  2057. * then we need to cancel it else the RXON below will fail. */
  2058. if (iwl_scan_cancel_timeout(priv, 100)) {
  2059. IWL_WARN(priv, "Aborted scan still in progress "
  2060. "after 100ms\n");
  2061. IWL_DEBUG_MAC80211(priv, "leaving - scan abort failed.\n");
  2062. mutex_unlock(&priv->mutex);
  2063. return -EAGAIN;
  2064. }
  2065. memcpy(priv->staging_rxon.bssid_addr, conf->bssid, ETH_ALEN);
  2066. /* TODO: Audit driver for usage of these members and see
  2067. * if mac80211 deprecates them (priv->bssid looks like it
  2068. * shouldn't be there, but I haven't scanned the IBSS code
  2069. * to verify) - jpk */
  2070. memcpy(priv->bssid, conf->bssid, ETH_ALEN);
  2071. if (priv->iw_mode == NL80211_IFTYPE_AP)
  2072. iwl_config_ap(priv);
  2073. else {
  2074. rc = iwl_commit_rxon(priv);
  2075. if ((priv->iw_mode == NL80211_IFTYPE_STATION) && rc)
  2076. iwl_rxon_add_station(
  2077. priv, priv->active_rxon.bssid_addr, 1);
  2078. }
  2079. } else {
  2080. iwl_scan_cancel_timeout(priv, 100);
  2081. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2082. iwl_commit_rxon(priv);
  2083. }
  2084. done:
  2085. IWL_DEBUG_MAC80211(priv, "leave\n");
  2086. mutex_unlock(&priv->mutex);
  2087. return 0;
  2088. }
  2089. static void iwl_mac_remove_interface(struct ieee80211_hw *hw,
  2090. struct ieee80211_if_init_conf *conf)
  2091. {
  2092. struct iwl_priv *priv = hw->priv;
  2093. IWL_DEBUG_MAC80211(priv, "enter\n");
  2094. mutex_lock(&priv->mutex);
  2095. if (iwl_is_ready_rf(priv)) {
  2096. iwl_scan_cancel_timeout(priv, 100);
  2097. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2098. iwl_commit_rxon(priv);
  2099. }
  2100. if (priv->vif == conf->vif) {
  2101. priv->vif = NULL;
  2102. memset(priv->bssid, 0, ETH_ALEN);
  2103. }
  2104. mutex_unlock(&priv->mutex);
  2105. IWL_DEBUG_MAC80211(priv, "leave\n");
  2106. }
  2107. #define IWL_DELAY_NEXT_SCAN_AFTER_ASSOC (HZ*6)
  2108. static void iwl_bss_info_changed(struct ieee80211_hw *hw,
  2109. struct ieee80211_vif *vif,
  2110. struct ieee80211_bss_conf *bss_conf,
  2111. u32 changes)
  2112. {
  2113. struct iwl_priv *priv = hw->priv;
  2114. IWL_DEBUG_MAC80211(priv, "changes = 0x%X\n", changes);
  2115. if (changes & BSS_CHANGED_ERP_PREAMBLE) {
  2116. IWL_DEBUG_MAC80211(priv, "ERP_PREAMBLE %d\n",
  2117. bss_conf->use_short_preamble);
  2118. if (bss_conf->use_short_preamble)
  2119. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2120. else
  2121. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2122. }
  2123. if (changes & BSS_CHANGED_ERP_CTS_PROT) {
  2124. IWL_DEBUG_MAC80211(priv, "ERP_CTS %d\n", bss_conf->use_cts_prot);
  2125. if (bss_conf->use_cts_prot && (priv->band != IEEE80211_BAND_5GHZ))
  2126. priv->staging_rxon.flags |= RXON_FLG_TGG_PROTECT_MSK;
  2127. else
  2128. priv->staging_rxon.flags &= ~RXON_FLG_TGG_PROTECT_MSK;
  2129. }
  2130. if (changes & BSS_CHANGED_HT) {
  2131. iwl_ht_conf(priv, bss_conf);
  2132. iwl_set_rxon_chain(priv);
  2133. }
  2134. if (changes & BSS_CHANGED_ASSOC) {
  2135. IWL_DEBUG_MAC80211(priv, "ASSOC %d\n", bss_conf->assoc);
  2136. /* This should never happen as this function should
  2137. * never be called from interrupt context. */
  2138. if (WARN_ON_ONCE(in_interrupt()))
  2139. return;
  2140. if (bss_conf->assoc) {
  2141. priv->assoc_id = bss_conf->aid;
  2142. priv->beacon_int = bss_conf->beacon_int;
  2143. priv->power_data.dtim_period = bss_conf->dtim_period;
  2144. priv->timestamp = bss_conf->timestamp;
  2145. priv->assoc_capability = bss_conf->assoc_capability;
  2146. /* we have just associated, don't start scan too early
  2147. * leave time for EAPOL exchange to complete
  2148. */
  2149. priv->next_scan_jiffies = jiffies +
  2150. IWL_DELAY_NEXT_SCAN_AFTER_ASSOC;
  2151. mutex_lock(&priv->mutex);
  2152. iwl_post_associate(priv);
  2153. mutex_unlock(&priv->mutex);
  2154. } else {
  2155. priv->assoc_id = 0;
  2156. IWL_DEBUG_MAC80211(priv, "DISASSOC %d\n", bss_conf->assoc);
  2157. }
  2158. } else if (changes && iwl_is_associated(priv) && priv->assoc_id) {
  2159. IWL_DEBUG_MAC80211(priv, "Associated Changes %d\n", changes);
  2160. iwl_send_rxon_assoc(priv);
  2161. }
  2162. }
  2163. static int iwl_mac_hw_scan(struct ieee80211_hw *hw,
  2164. struct cfg80211_scan_request *req)
  2165. {
  2166. unsigned long flags;
  2167. struct iwl_priv *priv = hw->priv;
  2168. int ret;
  2169. u8 *ssid = NULL;
  2170. size_t ssid_len = 0;
  2171. if (req->n_ssids) {
  2172. ssid = req->ssids[0].ssid;
  2173. ssid_len = req->ssids[0].ssid_len;
  2174. }
  2175. IWL_DEBUG_MAC80211(priv, "enter\n");
  2176. mutex_lock(&priv->mutex);
  2177. spin_lock_irqsave(&priv->lock, flags);
  2178. if (!iwl_is_ready_rf(priv)) {
  2179. ret = -EIO;
  2180. IWL_DEBUG_MAC80211(priv, "leave - not ready or exit pending\n");
  2181. goto out_unlock;
  2182. }
  2183. /* We don't schedule scan within next_scan_jiffies period.
  2184. * Avoid scanning during possible EAPOL exchange, return
  2185. * success immediately.
  2186. */
  2187. if (priv->next_scan_jiffies &&
  2188. time_after(priv->next_scan_jiffies, jiffies)) {
  2189. IWL_DEBUG_SCAN(priv, "scan rejected: within next scan period\n");
  2190. queue_work(priv->workqueue, &priv->scan_completed);
  2191. ret = 0;
  2192. goto out_unlock;
  2193. }
  2194. /* if we just finished scan ask for delay */
  2195. if (iwl_is_associated(priv) && priv->last_scan_jiffies &&
  2196. time_after(priv->last_scan_jiffies + IWL_DELAY_NEXT_SCAN, jiffies)) {
  2197. IWL_DEBUG_SCAN(priv, "scan rejected: within previous scan period\n");
  2198. queue_work(priv->workqueue, &priv->scan_completed);
  2199. ret = 0;
  2200. goto out_unlock;
  2201. }
  2202. if (ssid_len) {
  2203. priv->one_direct_scan = 1;
  2204. priv->direct_ssid_len = ssid_len;
  2205. memcpy(priv->direct_ssid, ssid, priv->direct_ssid_len);
  2206. } else {
  2207. priv->one_direct_scan = 0;
  2208. }
  2209. ret = iwl_scan_initiate(priv);
  2210. IWL_DEBUG_MAC80211(priv, "leave\n");
  2211. out_unlock:
  2212. spin_unlock_irqrestore(&priv->lock, flags);
  2213. mutex_unlock(&priv->mutex);
  2214. return ret;
  2215. }
  2216. static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
  2217. struct ieee80211_key_conf *keyconf, const u8 *addr,
  2218. u32 iv32, u16 *phase1key)
  2219. {
  2220. struct iwl_priv *priv = hw->priv;
  2221. IWL_DEBUG_MAC80211(priv, "enter\n");
  2222. iwl_update_tkip_key(priv, keyconf, addr, iv32, phase1key);
  2223. IWL_DEBUG_MAC80211(priv, "leave\n");
  2224. }
  2225. static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2226. struct ieee80211_vif *vif,
  2227. struct ieee80211_sta *sta,
  2228. struct ieee80211_key_conf *key)
  2229. {
  2230. struct iwl_priv *priv = hw->priv;
  2231. const u8 *addr;
  2232. int ret;
  2233. u8 sta_id;
  2234. bool is_default_wep_key = false;
  2235. IWL_DEBUG_MAC80211(priv, "enter\n");
  2236. if (priv->hw_params.sw_crypto) {
  2237. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2238. return -EOPNOTSUPP;
  2239. }
  2240. addr = sta ? sta->addr : iwl_bcast_addr;
  2241. sta_id = iwl_find_station(priv, addr);
  2242. if (sta_id == IWL_INVALID_STATION) {
  2243. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  2244. addr);
  2245. return -EINVAL;
  2246. }
  2247. mutex_lock(&priv->mutex);
  2248. iwl_scan_cancel_timeout(priv, 100);
  2249. mutex_unlock(&priv->mutex);
  2250. /* If we are getting WEP group key and we didn't receive any key mapping
  2251. * so far, we are in legacy wep mode (group key only), otherwise we are
  2252. * in 1X mode.
  2253. * In legacy wep mode, we use another host command to the uCode */
  2254. if (key->alg == ALG_WEP && sta_id == priv->hw_params.bcast_sta_id &&
  2255. priv->iw_mode != NL80211_IFTYPE_AP) {
  2256. if (cmd == SET_KEY)
  2257. is_default_wep_key = !priv->key_mapping_key;
  2258. else
  2259. is_default_wep_key =
  2260. (key->hw_key_idx == HW_KEY_DEFAULT);
  2261. }
  2262. switch (cmd) {
  2263. case SET_KEY:
  2264. if (is_default_wep_key)
  2265. ret = iwl_set_default_wep_key(priv, key);
  2266. else
  2267. ret = iwl_set_dynamic_key(priv, key, sta_id);
  2268. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2269. break;
  2270. case DISABLE_KEY:
  2271. if (is_default_wep_key)
  2272. ret = iwl_remove_default_wep_key(priv, key);
  2273. else
  2274. ret = iwl_remove_dynamic_key(priv, key, sta_id);
  2275. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2276. break;
  2277. default:
  2278. ret = -EINVAL;
  2279. }
  2280. IWL_DEBUG_MAC80211(priv, "leave\n");
  2281. return ret;
  2282. }
  2283. static int iwl_mac_conf_tx(struct ieee80211_hw *hw, u16 queue,
  2284. const struct ieee80211_tx_queue_params *params)
  2285. {
  2286. struct iwl_priv *priv = hw->priv;
  2287. unsigned long flags;
  2288. int q;
  2289. IWL_DEBUG_MAC80211(priv, "enter\n");
  2290. if (!iwl_is_ready_rf(priv)) {
  2291. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  2292. return -EIO;
  2293. }
  2294. if (queue >= AC_NUM) {
  2295. IWL_DEBUG_MAC80211(priv, "leave - queue >= AC_NUM %d\n", queue);
  2296. return 0;
  2297. }
  2298. q = AC_NUM - 1 - queue;
  2299. spin_lock_irqsave(&priv->lock, flags);
  2300. priv->qos_data.def_qos_parm.ac[q].cw_min = cpu_to_le16(params->cw_min);
  2301. priv->qos_data.def_qos_parm.ac[q].cw_max = cpu_to_le16(params->cw_max);
  2302. priv->qos_data.def_qos_parm.ac[q].aifsn = params->aifs;
  2303. priv->qos_data.def_qos_parm.ac[q].edca_txop =
  2304. cpu_to_le16((params->txop * 32));
  2305. priv->qos_data.def_qos_parm.ac[q].reserved1 = 0;
  2306. priv->qos_data.qos_active = 1;
  2307. if (priv->iw_mode == NL80211_IFTYPE_AP)
  2308. iwl_activate_qos(priv, 1);
  2309. else if (priv->assoc_id && iwl_is_associated(priv))
  2310. iwl_activate_qos(priv, 0);
  2311. spin_unlock_irqrestore(&priv->lock, flags);
  2312. IWL_DEBUG_MAC80211(priv, "leave\n");
  2313. return 0;
  2314. }
  2315. static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
  2316. enum ieee80211_ampdu_mlme_action action,
  2317. struct ieee80211_sta *sta, u16 tid, u16 *ssn)
  2318. {
  2319. struct iwl_priv *priv = hw->priv;
  2320. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  2321. sta->addr, tid);
  2322. if (!(priv->cfg->sku & IWL_SKU_N))
  2323. return -EACCES;
  2324. switch (action) {
  2325. case IEEE80211_AMPDU_RX_START:
  2326. IWL_DEBUG_HT(priv, "start Rx\n");
  2327. return iwl_sta_rx_agg_start(priv, sta->addr, tid, *ssn);
  2328. case IEEE80211_AMPDU_RX_STOP:
  2329. IWL_DEBUG_HT(priv, "stop Rx\n");
  2330. return iwl_sta_rx_agg_stop(priv, sta->addr, tid);
  2331. case IEEE80211_AMPDU_TX_START:
  2332. IWL_DEBUG_HT(priv, "start Tx\n");
  2333. return iwl_tx_agg_start(priv, sta->addr, tid, ssn);
  2334. case IEEE80211_AMPDU_TX_STOP:
  2335. IWL_DEBUG_HT(priv, "stop Tx\n");
  2336. return iwl_tx_agg_stop(priv, sta->addr, tid);
  2337. default:
  2338. IWL_DEBUG_HT(priv, "unknown\n");
  2339. return -EINVAL;
  2340. break;
  2341. }
  2342. return 0;
  2343. }
  2344. static int iwl_mac_get_tx_stats(struct ieee80211_hw *hw,
  2345. struct ieee80211_tx_queue_stats *stats)
  2346. {
  2347. struct iwl_priv *priv = hw->priv;
  2348. int i, avail;
  2349. struct iwl_tx_queue *txq;
  2350. struct iwl_queue *q;
  2351. unsigned long flags;
  2352. IWL_DEBUG_MAC80211(priv, "enter\n");
  2353. if (!iwl_is_ready_rf(priv)) {
  2354. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  2355. return -EIO;
  2356. }
  2357. spin_lock_irqsave(&priv->lock, flags);
  2358. for (i = 0; i < AC_NUM; i++) {
  2359. txq = &priv->txq[i];
  2360. q = &txq->q;
  2361. avail = iwl_queue_space(q);
  2362. stats[i].len = q->n_window - avail;
  2363. stats[i].limit = q->n_window - q->high_mark;
  2364. stats[i].count = q->n_window;
  2365. }
  2366. spin_unlock_irqrestore(&priv->lock, flags);
  2367. IWL_DEBUG_MAC80211(priv, "leave\n");
  2368. return 0;
  2369. }
  2370. static int iwl_mac_get_stats(struct ieee80211_hw *hw,
  2371. struct ieee80211_low_level_stats *stats)
  2372. {
  2373. struct iwl_priv *priv = hw->priv;
  2374. priv = hw->priv;
  2375. IWL_DEBUG_MAC80211(priv, "enter\n");
  2376. IWL_DEBUG_MAC80211(priv, "leave\n");
  2377. return 0;
  2378. }
  2379. static void iwl_mac_reset_tsf(struct ieee80211_hw *hw)
  2380. {
  2381. struct iwl_priv *priv = hw->priv;
  2382. unsigned long flags;
  2383. mutex_lock(&priv->mutex);
  2384. IWL_DEBUG_MAC80211(priv, "enter\n");
  2385. spin_lock_irqsave(&priv->lock, flags);
  2386. memset(&priv->current_ht_config, 0, sizeof(struct iwl_ht_info));
  2387. spin_unlock_irqrestore(&priv->lock, flags);
  2388. iwl_reset_qos(priv);
  2389. spin_lock_irqsave(&priv->lock, flags);
  2390. priv->assoc_id = 0;
  2391. priv->assoc_capability = 0;
  2392. priv->assoc_station_added = 0;
  2393. /* new association get rid of ibss beacon skb */
  2394. if (priv->ibss_beacon)
  2395. dev_kfree_skb(priv->ibss_beacon);
  2396. priv->ibss_beacon = NULL;
  2397. priv->beacon_int = priv->hw->conf.beacon_int;
  2398. priv->timestamp = 0;
  2399. if ((priv->iw_mode == NL80211_IFTYPE_STATION))
  2400. priv->beacon_int = 0;
  2401. spin_unlock_irqrestore(&priv->lock, flags);
  2402. if (!iwl_is_ready_rf(priv)) {
  2403. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  2404. mutex_unlock(&priv->mutex);
  2405. return;
  2406. }
  2407. /* we are restarting association process
  2408. * clear RXON_FILTER_ASSOC_MSK bit
  2409. */
  2410. if (priv->iw_mode != NL80211_IFTYPE_AP) {
  2411. iwl_scan_cancel_timeout(priv, 100);
  2412. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2413. iwl_commit_rxon(priv);
  2414. }
  2415. iwl_power_update_mode(priv, 0);
  2416. /* Per mac80211.h: This is only used in IBSS mode... */
  2417. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  2418. /* switch to CAM during association period.
  2419. * the ucode will block any association/authentication
  2420. * frome during assiciation period if it can not hear
  2421. * the AP because of PM. the timer enable PM back is
  2422. * association do not complete
  2423. */
  2424. if (priv->hw->conf.channel->flags & (IEEE80211_CHAN_PASSIVE_SCAN |
  2425. IEEE80211_CHAN_RADAR))
  2426. iwl_power_disable_management(priv, 3000);
  2427. IWL_DEBUG_MAC80211(priv, "leave - not in IBSS\n");
  2428. mutex_unlock(&priv->mutex);
  2429. return;
  2430. }
  2431. iwl_set_rate(priv);
  2432. mutex_unlock(&priv->mutex);
  2433. IWL_DEBUG_MAC80211(priv, "leave\n");
  2434. }
  2435. static int iwl_mac_beacon_update(struct ieee80211_hw *hw, struct sk_buff *skb)
  2436. {
  2437. struct iwl_priv *priv = hw->priv;
  2438. unsigned long flags;
  2439. __le64 timestamp;
  2440. IWL_DEBUG_MAC80211(priv, "enter\n");
  2441. if (!iwl_is_ready_rf(priv)) {
  2442. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  2443. return -EIO;
  2444. }
  2445. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  2446. IWL_DEBUG_MAC80211(priv, "leave - not IBSS\n");
  2447. return -EIO;
  2448. }
  2449. spin_lock_irqsave(&priv->lock, flags);
  2450. if (priv->ibss_beacon)
  2451. dev_kfree_skb(priv->ibss_beacon);
  2452. priv->ibss_beacon = skb;
  2453. priv->assoc_id = 0;
  2454. timestamp = ((struct ieee80211_mgmt *)skb->data)->u.beacon.timestamp;
  2455. priv->timestamp = le64_to_cpu(timestamp);
  2456. IWL_DEBUG_MAC80211(priv, "leave\n");
  2457. spin_unlock_irqrestore(&priv->lock, flags);
  2458. iwl_reset_qos(priv);
  2459. iwl_post_associate(priv);
  2460. return 0;
  2461. }
  2462. /*****************************************************************************
  2463. *
  2464. * sysfs attributes
  2465. *
  2466. *****************************************************************************/
  2467. #ifdef CONFIG_IWLWIFI_DEBUG
  2468. /*
  2469. * The following adds a new attribute to the sysfs representation
  2470. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  2471. * used for controlling the debug level.
  2472. *
  2473. * See the level definitions in iwl for details.
  2474. */
  2475. static ssize_t show_debug_level(struct device *d,
  2476. struct device_attribute *attr, char *buf)
  2477. {
  2478. struct iwl_priv *priv = d->driver_data;
  2479. return sprintf(buf, "0x%08X\n", priv->debug_level);
  2480. }
  2481. static ssize_t store_debug_level(struct device *d,
  2482. struct device_attribute *attr,
  2483. const char *buf, size_t count)
  2484. {
  2485. struct iwl_priv *priv = d->driver_data;
  2486. unsigned long val;
  2487. int ret;
  2488. ret = strict_strtoul(buf, 0, &val);
  2489. if (ret)
  2490. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  2491. else
  2492. priv->debug_level = val;
  2493. return strnlen(buf, count);
  2494. }
  2495. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2496. show_debug_level, store_debug_level);
  2497. #endif /* CONFIG_IWLWIFI_DEBUG */
  2498. static ssize_t show_version(struct device *d,
  2499. struct device_attribute *attr, char *buf)
  2500. {
  2501. struct iwl_priv *priv = d->driver_data;
  2502. struct iwl_alive_resp *palive = &priv->card_alive;
  2503. ssize_t pos = 0;
  2504. u16 eeprom_ver;
  2505. if (palive->is_valid)
  2506. pos += sprintf(buf + pos,
  2507. "fw version: 0x%01X.0x%01X.0x%01X.0x%01X\n"
  2508. "fw type: 0x%01X 0x%01X\n",
  2509. palive->ucode_major, palive->ucode_minor,
  2510. palive->sw_rev[0], palive->sw_rev[1],
  2511. palive->ver_type, palive->ver_subtype);
  2512. else
  2513. pos += sprintf(buf + pos, "fw not loaded\n");
  2514. if (priv->eeprom) {
  2515. eeprom_ver = iwl_eeprom_query16(priv, EEPROM_VERSION);
  2516. pos += sprintf(buf + pos, "EEPROM version: 0x%x\n",
  2517. eeprom_ver);
  2518. } else {
  2519. pos += sprintf(buf + pos, "EEPROM not initialzed\n");
  2520. }
  2521. return pos;
  2522. }
  2523. static DEVICE_ATTR(version, S_IWUSR | S_IRUGO, show_version, NULL);
  2524. static ssize_t show_temperature(struct device *d,
  2525. struct device_attribute *attr, char *buf)
  2526. {
  2527. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2528. if (!iwl_is_alive(priv))
  2529. return -EAGAIN;
  2530. return sprintf(buf, "%d\n", priv->temperature);
  2531. }
  2532. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2533. static ssize_t show_tx_power(struct device *d,
  2534. struct device_attribute *attr, char *buf)
  2535. {
  2536. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2537. if (!iwl_is_ready_rf(priv))
  2538. return sprintf(buf, "off\n");
  2539. else
  2540. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2541. }
  2542. static ssize_t store_tx_power(struct device *d,
  2543. struct device_attribute *attr,
  2544. const char *buf, size_t count)
  2545. {
  2546. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2547. unsigned long val;
  2548. int ret;
  2549. ret = strict_strtoul(buf, 10, &val);
  2550. if (ret)
  2551. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  2552. else
  2553. iwl_set_tx_power(priv, val, false);
  2554. return count;
  2555. }
  2556. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2557. static ssize_t show_flags(struct device *d,
  2558. struct device_attribute *attr, char *buf)
  2559. {
  2560. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2561. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  2562. }
  2563. static ssize_t store_flags(struct device *d,
  2564. struct device_attribute *attr,
  2565. const char *buf, size_t count)
  2566. {
  2567. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2568. unsigned long val;
  2569. u32 flags;
  2570. int ret = strict_strtoul(buf, 0, &val);
  2571. if (ret)
  2572. return ret;
  2573. flags = (u32)val;
  2574. mutex_lock(&priv->mutex);
  2575. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2576. /* Cancel any currently running scans... */
  2577. if (iwl_scan_cancel_timeout(priv, 100))
  2578. IWL_WARN(priv, "Could not cancel scan.\n");
  2579. else {
  2580. IWL_DEBUG_INFO(priv, "Commit rxon.flags = 0x%04X\n", flags);
  2581. priv->staging_rxon.flags = cpu_to_le32(flags);
  2582. iwl_commit_rxon(priv);
  2583. }
  2584. }
  2585. mutex_unlock(&priv->mutex);
  2586. return count;
  2587. }
  2588. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2589. static ssize_t show_filter_flags(struct device *d,
  2590. struct device_attribute *attr, char *buf)
  2591. {
  2592. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2593. return sprintf(buf, "0x%04X\n",
  2594. le32_to_cpu(priv->active_rxon.filter_flags));
  2595. }
  2596. static ssize_t store_filter_flags(struct device *d,
  2597. struct device_attribute *attr,
  2598. const char *buf, size_t count)
  2599. {
  2600. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2601. unsigned long val;
  2602. u32 filter_flags;
  2603. int ret = strict_strtoul(buf, 0, &val);
  2604. if (ret)
  2605. return ret;
  2606. filter_flags = (u32)val;
  2607. mutex_lock(&priv->mutex);
  2608. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  2609. /* Cancel any currently running scans... */
  2610. if (iwl_scan_cancel_timeout(priv, 100))
  2611. IWL_WARN(priv, "Could not cancel scan.\n");
  2612. else {
  2613. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  2614. "0x%04X\n", filter_flags);
  2615. priv->staging_rxon.filter_flags =
  2616. cpu_to_le32(filter_flags);
  2617. iwl_commit_rxon(priv);
  2618. }
  2619. }
  2620. mutex_unlock(&priv->mutex);
  2621. return count;
  2622. }
  2623. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  2624. store_filter_flags);
  2625. static ssize_t store_power_level(struct device *d,
  2626. struct device_attribute *attr,
  2627. const char *buf, size_t count)
  2628. {
  2629. struct iwl_priv *priv = dev_get_drvdata(d);
  2630. int ret;
  2631. unsigned long mode;
  2632. mutex_lock(&priv->mutex);
  2633. if (!iwl_is_ready(priv)) {
  2634. ret = -EAGAIN;
  2635. goto out;
  2636. }
  2637. ret = strict_strtoul(buf, 10, &mode);
  2638. if (ret)
  2639. goto out;
  2640. ret = iwl_power_set_user_mode(priv, mode);
  2641. if (ret) {
  2642. IWL_DEBUG_MAC80211(priv, "failed setting power mode.\n");
  2643. goto out;
  2644. }
  2645. ret = count;
  2646. out:
  2647. mutex_unlock(&priv->mutex);
  2648. return ret;
  2649. }
  2650. static ssize_t show_power_level(struct device *d,
  2651. struct device_attribute *attr, char *buf)
  2652. {
  2653. struct iwl_priv *priv = dev_get_drvdata(d);
  2654. int mode = priv->power_data.user_power_setting;
  2655. int system = priv->power_data.system_power_setting;
  2656. int level = priv->power_data.power_mode;
  2657. char *p = buf;
  2658. switch (system) {
  2659. case IWL_POWER_SYS_AUTO:
  2660. p += sprintf(p, "SYSTEM:auto");
  2661. break;
  2662. case IWL_POWER_SYS_AC:
  2663. p += sprintf(p, "SYSTEM:ac");
  2664. break;
  2665. case IWL_POWER_SYS_BATTERY:
  2666. p += sprintf(p, "SYSTEM:battery");
  2667. break;
  2668. }
  2669. p += sprintf(p, "\tMODE:%s", (mode < IWL_POWER_AUTO) ?
  2670. "fixed" : "auto");
  2671. p += sprintf(p, "\tINDEX:%d", level);
  2672. p += sprintf(p, "\n");
  2673. return p - buf + 1;
  2674. }
  2675. static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR, show_power_level,
  2676. store_power_level);
  2677. static ssize_t show_statistics(struct device *d,
  2678. struct device_attribute *attr, char *buf)
  2679. {
  2680. struct iwl_priv *priv = dev_get_drvdata(d);
  2681. u32 size = sizeof(struct iwl_notif_statistics);
  2682. u32 len = 0, ofs = 0;
  2683. u8 *data = (u8 *)&priv->statistics;
  2684. int rc = 0;
  2685. if (!iwl_is_alive(priv))
  2686. return -EAGAIN;
  2687. mutex_lock(&priv->mutex);
  2688. rc = iwl_send_statistics_request(priv, 0);
  2689. mutex_unlock(&priv->mutex);
  2690. if (rc) {
  2691. len = sprintf(buf,
  2692. "Error sending statistics request: 0x%08X\n", rc);
  2693. return len;
  2694. }
  2695. while (size && (PAGE_SIZE - len)) {
  2696. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2697. PAGE_SIZE - len, 1);
  2698. len = strlen(buf);
  2699. if (PAGE_SIZE - len)
  2700. buf[len++] = '\n';
  2701. ofs += 16;
  2702. size -= min(size, 16U);
  2703. }
  2704. return len;
  2705. }
  2706. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  2707. /*****************************************************************************
  2708. *
  2709. * driver setup and teardown
  2710. *
  2711. *****************************************************************************/
  2712. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2713. {
  2714. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2715. init_waitqueue_head(&priv->wait_command_queue);
  2716. INIT_WORK(&priv->up, iwl_bg_up);
  2717. INIT_WORK(&priv->restart, iwl_bg_restart);
  2718. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2719. INIT_WORK(&priv->rf_kill, iwl_bg_rf_kill);
  2720. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2721. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2722. INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
  2723. INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
  2724. iwl_setup_scan_deferred_work(priv);
  2725. iwl_setup_power_deferred_work(priv);
  2726. if (priv->cfg->ops->lib->setup_deferred_work)
  2727. priv->cfg->ops->lib->setup_deferred_work(priv);
  2728. init_timer(&priv->statistics_periodic);
  2729. priv->statistics_periodic.data = (unsigned long)priv;
  2730. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2731. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2732. iwl_irq_tasklet, (unsigned long)priv);
  2733. }
  2734. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2735. {
  2736. if (priv->cfg->ops->lib->cancel_deferred_work)
  2737. priv->cfg->ops->lib->cancel_deferred_work(priv);
  2738. cancel_delayed_work_sync(&priv->init_alive_start);
  2739. cancel_delayed_work(&priv->scan_check);
  2740. cancel_delayed_work_sync(&priv->set_power_save);
  2741. cancel_delayed_work(&priv->alive_start);
  2742. cancel_work_sync(&priv->beacon_update);
  2743. del_timer_sync(&priv->statistics_periodic);
  2744. }
  2745. static struct attribute *iwl_sysfs_entries[] = {
  2746. &dev_attr_flags.attr,
  2747. &dev_attr_filter_flags.attr,
  2748. &dev_attr_power_level.attr,
  2749. &dev_attr_statistics.attr,
  2750. &dev_attr_temperature.attr,
  2751. &dev_attr_tx_power.attr,
  2752. #ifdef CONFIG_IWLWIFI_DEBUG
  2753. &dev_attr_debug_level.attr,
  2754. #endif
  2755. &dev_attr_version.attr,
  2756. NULL
  2757. };
  2758. static struct attribute_group iwl_attribute_group = {
  2759. .name = NULL, /* put in device directory */
  2760. .attrs = iwl_sysfs_entries,
  2761. };
  2762. static struct ieee80211_ops iwl_hw_ops = {
  2763. .tx = iwl_mac_tx,
  2764. .start = iwl_mac_start,
  2765. .stop = iwl_mac_stop,
  2766. .add_interface = iwl_mac_add_interface,
  2767. .remove_interface = iwl_mac_remove_interface,
  2768. .config = iwl_mac_config,
  2769. .config_interface = iwl_mac_config_interface,
  2770. .configure_filter = iwl_configure_filter,
  2771. .set_key = iwl_mac_set_key,
  2772. .update_tkip_key = iwl_mac_update_tkip_key,
  2773. .get_stats = iwl_mac_get_stats,
  2774. .get_tx_stats = iwl_mac_get_tx_stats,
  2775. .conf_tx = iwl_mac_conf_tx,
  2776. .reset_tsf = iwl_mac_reset_tsf,
  2777. .bss_info_changed = iwl_bss_info_changed,
  2778. .ampdu_action = iwl_mac_ampdu_action,
  2779. .hw_scan = iwl_mac_hw_scan
  2780. };
  2781. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  2782. {
  2783. int err = 0;
  2784. struct iwl_priv *priv;
  2785. struct ieee80211_hw *hw;
  2786. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  2787. unsigned long flags;
  2788. u16 pci_cmd;
  2789. /************************
  2790. * 1. Allocating HW data
  2791. ************************/
  2792. /* Disabling hardware scan means that mac80211 will perform scans
  2793. * "the hard way", rather than using device's scan. */
  2794. if (cfg->mod_params->disable_hw_scan) {
  2795. if (cfg->mod_params->debug & IWL_DL_INFO)
  2796. dev_printk(KERN_DEBUG, &(pdev->dev),
  2797. "Disabling hw_scan\n");
  2798. iwl_hw_ops.hw_scan = NULL;
  2799. }
  2800. hw = iwl_alloc_all(cfg, &iwl_hw_ops);
  2801. if (!hw) {
  2802. err = -ENOMEM;
  2803. goto out;
  2804. }
  2805. priv = hw->priv;
  2806. /* At this point both hw and priv are allocated. */
  2807. SET_IEEE80211_DEV(hw, &pdev->dev);
  2808. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  2809. priv->cfg = cfg;
  2810. priv->pci_dev = pdev;
  2811. #ifdef CONFIG_IWLWIFI_DEBUG
  2812. priv->debug_level = priv->cfg->mod_params->debug;
  2813. atomic_set(&priv->restrict_refcnt, 0);
  2814. #endif
  2815. /**************************
  2816. * 2. Initializing PCI bus
  2817. **************************/
  2818. if (pci_enable_device(pdev)) {
  2819. err = -ENODEV;
  2820. goto out_ieee80211_free_hw;
  2821. }
  2822. pci_set_master(pdev);
  2823. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  2824. if (!err)
  2825. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  2826. if (err) {
  2827. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  2828. if (!err)
  2829. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  2830. /* both attempts failed: */
  2831. if (err) {
  2832. IWL_WARN(priv, "No suitable DMA available.\n");
  2833. goto out_pci_disable_device;
  2834. }
  2835. }
  2836. err = pci_request_regions(pdev, DRV_NAME);
  2837. if (err)
  2838. goto out_pci_disable_device;
  2839. pci_set_drvdata(pdev, priv);
  2840. /***********************
  2841. * 3. Read REV register
  2842. ***********************/
  2843. priv->hw_base = pci_iomap(pdev, 0, 0);
  2844. if (!priv->hw_base) {
  2845. err = -ENODEV;
  2846. goto out_pci_release_regions;
  2847. }
  2848. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  2849. (unsigned long long) pci_resource_len(pdev, 0));
  2850. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  2851. iwl_hw_detect(priv);
  2852. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s REV=0x%X\n",
  2853. priv->cfg->name, priv->hw_rev);
  2854. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  2855. * PCI Tx retries from interfering with C3 CPU state */
  2856. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  2857. /* amp init */
  2858. err = priv->cfg->ops->lib->apm_ops.init(priv);
  2859. if (err < 0) {
  2860. IWL_DEBUG_INFO(priv, "Failed to init APMG\n");
  2861. goto out_iounmap;
  2862. }
  2863. /*****************
  2864. * 4. Read EEPROM
  2865. *****************/
  2866. /* Read the EEPROM */
  2867. err = iwl_eeprom_init(priv);
  2868. if (err) {
  2869. IWL_ERR(priv, "Unable to init EEPROM\n");
  2870. goto out_iounmap;
  2871. }
  2872. err = iwl_eeprom_check_version(priv);
  2873. if (err)
  2874. goto out_iounmap;
  2875. /* extract MAC Address */
  2876. iwl_eeprom_get_mac(priv, priv->mac_addr);
  2877. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  2878. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  2879. /************************
  2880. * 5. Setup HW constants
  2881. ************************/
  2882. if (iwl_set_hw_params(priv)) {
  2883. IWL_ERR(priv, "failed to set hw parameters\n");
  2884. goto out_free_eeprom;
  2885. }
  2886. /*******************
  2887. * 6. Setup priv
  2888. *******************/
  2889. err = iwl_init_drv(priv);
  2890. if (err)
  2891. goto out_free_eeprom;
  2892. /* At this point both hw and priv are initialized. */
  2893. /**********************************
  2894. * 7. Initialize module parameters
  2895. **********************************/
  2896. /* Disable radio (SW RF KILL) via parameter when loading driver */
  2897. if (priv->cfg->mod_params->disable) {
  2898. set_bit(STATUS_RF_KILL_SW, &priv->status);
  2899. IWL_DEBUG_INFO(priv, "Radio disabled.\n");
  2900. }
  2901. /********************
  2902. * 8. Setup services
  2903. ********************/
  2904. spin_lock_irqsave(&priv->lock, flags);
  2905. iwl_disable_interrupts(priv);
  2906. spin_unlock_irqrestore(&priv->lock, flags);
  2907. pci_enable_msi(priv->pci_dev);
  2908. err = request_irq(priv->pci_dev->irq, iwl_isr, IRQF_SHARED,
  2909. DRV_NAME, priv);
  2910. if (err) {
  2911. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  2912. goto out_disable_msi;
  2913. }
  2914. err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
  2915. if (err) {
  2916. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  2917. goto out_free_irq;
  2918. }
  2919. iwl_setup_deferred_work(priv);
  2920. iwl_setup_rx_handlers(priv);
  2921. /**********************************
  2922. * 9. Setup and register mac80211
  2923. **********************************/
  2924. /* enable interrupts if needed: hw bug w/a */
  2925. pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
  2926. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  2927. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  2928. pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
  2929. }
  2930. iwl_enable_interrupts(priv);
  2931. err = iwl_setup_mac(priv);
  2932. if (err)
  2933. goto out_remove_sysfs;
  2934. err = iwl_dbgfs_register(priv, DRV_NAME);
  2935. if (err)
  2936. IWL_ERR(priv, "failed to create debugfs files\n");
  2937. /* If platform's RF_KILL switch is NOT set to KILL */
  2938. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2939. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2940. else
  2941. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2942. err = iwl_rfkill_init(priv);
  2943. if (err)
  2944. IWL_ERR(priv, "Unable to initialize RFKILL system. "
  2945. "Ignoring error: %d\n", err);
  2946. else
  2947. iwl_rfkill_set_hw_state(priv);
  2948. iwl_power_initialize(priv);
  2949. return 0;
  2950. out_remove_sysfs:
  2951. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  2952. out_free_irq:
  2953. free_irq(priv->pci_dev->irq, priv);
  2954. out_disable_msi:
  2955. pci_disable_msi(priv->pci_dev);
  2956. iwl_uninit_drv(priv);
  2957. out_free_eeprom:
  2958. iwl_eeprom_free(priv);
  2959. out_iounmap:
  2960. pci_iounmap(pdev, priv->hw_base);
  2961. out_pci_release_regions:
  2962. pci_release_regions(pdev);
  2963. pci_set_drvdata(pdev, NULL);
  2964. out_pci_disable_device:
  2965. pci_disable_device(pdev);
  2966. out_ieee80211_free_hw:
  2967. ieee80211_free_hw(priv->hw);
  2968. out:
  2969. return err;
  2970. }
  2971. static void __devexit iwl_pci_remove(struct pci_dev *pdev)
  2972. {
  2973. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2974. unsigned long flags;
  2975. if (!priv)
  2976. return;
  2977. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  2978. iwl_dbgfs_unregister(priv);
  2979. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  2980. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  2981. * to be called and iwl_down since we are removing the device
  2982. * we need to set STATUS_EXIT_PENDING bit.
  2983. */
  2984. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2985. if (priv->mac80211_registered) {
  2986. ieee80211_unregister_hw(priv->hw);
  2987. priv->mac80211_registered = 0;
  2988. } else {
  2989. iwl_down(priv);
  2990. }
  2991. /* make sure we flush any pending irq or
  2992. * tasklet for the driver
  2993. */
  2994. spin_lock_irqsave(&priv->lock, flags);
  2995. iwl_disable_interrupts(priv);
  2996. spin_unlock_irqrestore(&priv->lock, flags);
  2997. iwl_synchronize_irq(priv);
  2998. iwl_rfkill_unregister(priv);
  2999. iwl_dealloc_ucode_pci(priv);
  3000. if (priv->rxq.bd)
  3001. iwl_rx_queue_free(priv, &priv->rxq);
  3002. iwl_hw_txq_ctx_free(priv);
  3003. iwl_clear_stations_table(priv);
  3004. iwl_eeprom_free(priv);
  3005. /*netif_stop_queue(dev); */
  3006. flush_workqueue(priv->workqueue);
  3007. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  3008. * priv->workqueue... so we can't take down the workqueue
  3009. * until now... */
  3010. destroy_workqueue(priv->workqueue);
  3011. priv->workqueue = NULL;
  3012. free_irq(priv->pci_dev->irq, priv);
  3013. pci_disable_msi(priv->pci_dev);
  3014. pci_iounmap(pdev, priv->hw_base);
  3015. pci_release_regions(pdev);
  3016. pci_disable_device(pdev);
  3017. pci_set_drvdata(pdev, NULL);
  3018. iwl_uninit_drv(priv);
  3019. if (priv->ibss_beacon)
  3020. dev_kfree_skb(priv->ibss_beacon);
  3021. ieee80211_free_hw(priv->hw);
  3022. }
  3023. #ifdef CONFIG_PM
  3024. static int iwl_pci_suspend(struct pci_dev *pdev, pm_message_t state)
  3025. {
  3026. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3027. if (priv->is_open) {
  3028. set_bit(STATUS_IN_SUSPEND, &priv->status);
  3029. iwl_mac_stop(priv->hw);
  3030. priv->is_open = 1;
  3031. }
  3032. pci_save_state(pdev);
  3033. pci_disable_device(pdev);
  3034. pci_set_power_state(pdev, PCI_D3hot);
  3035. return 0;
  3036. }
  3037. static int iwl_pci_resume(struct pci_dev *pdev)
  3038. {
  3039. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3040. int ret;
  3041. pci_set_power_state(pdev, PCI_D0);
  3042. ret = pci_enable_device(pdev);
  3043. if (ret)
  3044. return ret;
  3045. pci_restore_state(pdev);
  3046. iwl_enable_interrupts(priv);
  3047. if (priv->is_open)
  3048. iwl_mac_start(priv->hw);
  3049. clear_bit(STATUS_IN_SUSPEND, &priv->status);
  3050. return 0;
  3051. }
  3052. #endif /* CONFIG_PM */
  3053. /*****************************************************************************
  3054. *
  3055. * driver and module entry point
  3056. *
  3057. *****************************************************************************/
  3058. /* Hardware specific file defines the PCI IDs table for that hardware module */
  3059. static struct pci_device_id iwl_hw_card_ids[] = {
  3060. #ifdef CONFIG_IWL4965
  3061. {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
  3062. {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
  3063. #endif /* CONFIG_IWL4965 */
  3064. #ifdef CONFIG_IWL5000
  3065. {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bg_cfg)},
  3066. {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bg_cfg)},
  3067. {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)},
  3068. {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)},
  3069. {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)},
  3070. {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)},
  3071. {IWL_PCI_DEVICE(0x4232, PCI_ANY_ID, iwl5100_agn_cfg)},
  3072. {IWL_PCI_DEVICE(0x4235, PCI_ANY_ID, iwl5300_agn_cfg)},
  3073. {IWL_PCI_DEVICE(0x4236, PCI_ANY_ID, iwl5300_agn_cfg)},
  3074. {IWL_PCI_DEVICE(0x4237, PCI_ANY_ID, iwl5100_agn_cfg)},
  3075. /* 5350 WiFi/WiMax */
  3076. {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)},
  3077. {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)},
  3078. {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)},
  3079. /* 5150 Wifi/WiMax */
  3080. {IWL_PCI_DEVICE(0x423C, PCI_ANY_ID, iwl5150_agn_cfg)},
  3081. {IWL_PCI_DEVICE(0x423D, PCI_ANY_ID, iwl5150_agn_cfg)},
  3082. /* 6000/6050 Series */
  3083. {IWL_PCI_DEVICE(0x0082, 0x1102, iwl6000_2ag_cfg)},
  3084. {IWL_PCI_DEVICE(0x0085, 0x1112, iwl6000_2ag_cfg)},
  3085. {IWL_PCI_DEVICE(0x0082, 0x1122, iwl6000_2ag_cfg)},
  3086. {IWL_PCI_DEVICE(0x422B, PCI_ANY_ID, iwl6000_3agn_cfg)},
  3087. {IWL_PCI_DEVICE(0x4238, PCI_ANY_ID, iwl6000_3agn_cfg)},
  3088. {IWL_PCI_DEVICE(0x0082, PCI_ANY_ID, iwl6000_2agn_cfg)},
  3089. {IWL_PCI_DEVICE(0x0085, PCI_ANY_ID, iwl6000_3agn_cfg)},
  3090. {IWL_PCI_DEVICE(0x0086, PCI_ANY_ID, iwl6050_3agn_cfg)},
  3091. {IWL_PCI_DEVICE(0x0087, PCI_ANY_ID, iwl6050_2agn_cfg)},
  3092. {IWL_PCI_DEVICE(0x0088, PCI_ANY_ID, iwl6050_3agn_cfg)},
  3093. {IWL_PCI_DEVICE(0x0089, PCI_ANY_ID, iwl6050_2agn_cfg)},
  3094. /* 100 Series WiFi */
  3095. {IWL_PCI_DEVICE(0x0083, PCI_ANY_ID, iwl100_bgn_cfg)},
  3096. {IWL_PCI_DEVICE(0x0084, PCI_ANY_ID, iwl100_bgn_cfg)},
  3097. #endif /* CONFIG_IWL5000 */
  3098. {0}
  3099. };
  3100. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  3101. static struct pci_driver iwl_driver = {
  3102. .name = DRV_NAME,
  3103. .id_table = iwl_hw_card_ids,
  3104. .probe = iwl_pci_probe,
  3105. .remove = __devexit_p(iwl_pci_remove),
  3106. #ifdef CONFIG_PM
  3107. .suspend = iwl_pci_suspend,
  3108. .resume = iwl_pci_resume,
  3109. #endif
  3110. };
  3111. static int __init iwl_init(void)
  3112. {
  3113. int ret;
  3114. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3115. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3116. ret = iwlagn_rate_control_register();
  3117. if (ret) {
  3118. printk(KERN_ERR DRV_NAME
  3119. "Unable to register rate control algorithm: %d\n", ret);
  3120. return ret;
  3121. }
  3122. ret = pci_register_driver(&iwl_driver);
  3123. if (ret) {
  3124. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3125. goto error_register;
  3126. }
  3127. return ret;
  3128. error_register:
  3129. iwlagn_rate_control_unregister();
  3130. return ret;
  3131. }
  3132. static void __exit iwl_exit(void)
  3133. {
  3134. pci_unregister_driver(&iwl_driver);
  3135. iwlagn_rate_control_unregister();
  3136. }
  3137. module_exit(iwl_exit);
  3138. module_init(iwl_init);