common.h 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170
  1. /*
  2. * Copyright 2004-2013 Freescale Semiconductor, Inc. All Rights Reserved.
  3. */
  4. /*
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. */
  9. #ifndef __ASM_ARCH_MXC_COMMON_H__
  10. #define __ASM_ARCH_MXC_COMMON_H__
  11. #include <linux/reboot.h>
  12. struct platform_device;
  13. struct pt_regs;
  14. struct clk;
  15. enum mxc_cpu_pwr_mode;
  16. void mx1_map_io(void);
  17. void mx21_map_io(void);
  18. void mx25_map_io(void);
  19. void mx27_map_io(void);
  20. void mx31_map_io(void);
  21. void mx35_map_io(void);
  22. void mx51_map_io(void);
  23. void mx53_map_io(void);
  24. void imx1_init_early(void);
  25. void imx21_init_early(void);
  26. void imx25_init_early(void);
  27. void imx27_init_early(void);
  28. void imx31_init_early(void);
  29. void imx35_init_early(void);
  30. void imx51_init_early(void);
  31. void imx53_init_early(void);
  32. void mxc_init_irq(void __iomem *);
  33. void tzic_init_irq(void __iomem *);
  34. void mx1_init_irq(void);
  35. void mx21_init_irq(void);
  36. void mx25_init_irq(void);
  37. void mx27_init_irq(void);
  38. void mx31_init_irq(void);
  39. void mx35_init_irq(void);
  40. void mx51_init_irq(void);
  41. void mx53_init_irq(void);
  42. void imx1_soc_init(void);
  43. void imx21_soc_init(void);
  44. void imx25_soc_init(void);
  45. void imx27_soc_init(void);
  46. void imx31_soc_init(void);
  47. void imx35_soc_init(void);
  48. void imx51_soc_init(void);
  49. void imx51_init_late(void);
  50. void imx53_init_late(void);
  51. void epit_timer_init(void __iomem *base, int irq);
  52. void mxc_timer_init(void __iomem *, int);
  53. int mx1_clocks_init(unsigned long fref);
  54. int mx21_clocks_init(unsigned long lref, unsigned long fref);
  55. int mx25_clocks_init(void);
  56. int mx27_clocks_init(unsigned long fref);
  57. int mx31_clocks_init(unsigned long fref);
  58. int mx35_clocks_init(void);
  59. int mx51_clocks_init(unsigned long ckil, unsigned long osc,
  60. unsigned long ckih1, unsigned long ckih2);
  61. int mx25_clocks_init_dt(void);
  62. int mx27_clocks_init_dt(void);
  63. int mx31_clocks_init_dt(void);
  64. struct platform_device *mxc_register_gpio(char *name, int id,
  65. resource_size_t iobase, resource_size_t iosize, int irq, int irq_high);
  66. void mxc_set_cpu_type(unsigned int type);
  67. void mxc_restart(enum reboot_mode, const char *);
  68. void mxc_arch_reset_init(void __iomem *);
  69. void mxc_arch_reset_init_dt(void);
  70. int mx53_revision(void);
  71. void imx_set_aips(void __iomem *);
  72. int mxc_device_init(void);
  73. void imx_set_soc_revision(unsigned int rev);
  74. unsigned int imx_get_soc_revision(void);
  75. void imx_init_revision_from_anatop(void);
  76. struct device *imx_soc_device_init(void);
  77. enum mxc_cpu_pwr_mode {
  78. WAIT_CLOCKED, /* wfi only */
  79. WAIT_UNCLOCKED, /* WAIT */
  80. WAIT_UNCLOCKED_POWER_OFF, /* WAIT + SRPG */
  81. STOP_POWER_ON, /* just STOP */
  82. STOP_POWER_OFF, /* STOP + SRPG */
  83. };
  84. enum mx3_cpu_pwr_mode {
  85. MX3_RUN,
  86. MX3_WAIT,
  87. MX3_DOZE,
  88. MX3_SLEEP,
  89. };
  90. void mx3_cpu_lp_set(enum mx3_cpu_pwr_mode mode);
  91. void imx_print_silicon_rev(const char *cpu, int srev);
  92. void avic_handle_irq(struct pt_regs *);
  93. void tzic_handle_irq(struct pt_regs *);
  94. #define imx1_handle_irq avic_handle_irq
  95. #define imx21_handle_irq avic_handle_irq
  96. #define imx25_handle_irq avic_handle_irq
  97. #define imx27_handle_irq avic_handle_irq
  98. #define imx31_handle_irq avic_handle_irq
  99. #define imx35_handle_irq avic_handle_irq
  100. #define imx51_handle_irq tzic_handle_irq
  101. #define imx53_handle_irq tzic_handle_irq
  102. void imx_enable_cpu(int cpu, bool enable);
  103. void imx_set_cpu_jump(int cpu, void *jump_addr);
  104. u32 imx_get_cpu_arg(int cpu);
  105. void imx_set_cpu_arg(int cpu, u32 arg);
  106. void v7_cpu_resume(void);
  107. #ifdef CONFIG_SMP
  108. void v7_secondary_startup(void);
  109. void imx_scu_map_io(void);
  110. void imx_smp_prepare(void);
  111. void imx_scu_standby_enable(void);
  112. #else
  113. static inline void imx_scu_map_io(void) {}
  114. static inline void imx_smp_prepare(void) {}
  115. static inline void imx_scu_standby_enable(void) {}
  116. #endif
  117. void imx_src_init(void);
  118. #ifdef CONFIG_HAVE_IMX_SRC
  119. void imx_src_prepare_restart(void);
  120. #else
  121. static inline void imx_src_prepare_restart(void) {}
  122. #endif
  123. void imx_gpc_init(void);
  124. void imx_gpc_pre_suspend(void);
  125. void imx_gpc_post_resume(void);
  126. void imx_gpc_mask_all(void);
  127. void imx_gpc_restore_all(void);
  128. void imx_anatop_init(void);
  129. void imx_anatop_pre_suspend(void);
  130. void imx_anatop_post_resume(void);
  131. int imx6q_set_lpm(enum mxc_cpu_pwr_mode mode);
  132. void imx6q_set_chicken_bit(void);
  133. void imx_cpu_die(unsigned int cpu);
  134. int imx_cpu_kill(unsigned int cpu);
  135. #ifdef CONFIG_PM
  136. void imx6q_pm_init(void);
  137. void imx5_pm_init(void);
  138. #else
  139. static inline void imx6q_pm_init(void) {}
  140. static inline void imx5_pm_init(void) {}
  141. #endif
  142. #ifdef CONFIG_NEON
  143. int mx51_neon_fixup(void);
  144. #else
  145. static inline int mx51_neon_fixup(void) { return 0; }
  146. #endif
  147. #ifdef CONFIG_CACHE_L2X0
  148. void imx_init_l2cache(void);
  149. #else
  150. static inline void imx_init_l2cache(void) {}
  151. #endif
  152. extern struct smp_operations imx_smp_ops;
  153. #endif