netxen_nic_init.c 42 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748
  1. /*
  2. * Copyright (C) 2003 - 2009 NetXen, Inc.
  3. * Copyright (C) 2009 - QLogic Corporation.
  4. * All rights reserved.
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * as published by the Free Software Foundation; either version 2
  9. * of the License, or (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful, but
  12. * WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
  19. * MA 02111-1307, USA.
  20. *
  21. * The full GNU General Public License is included in this distribution
  22. * in the file called LICENSE.
  23. *
  24. */
  25. #include <linux/netdevice.h>
  26. #include <linux/delay.h>
  27. #include "netxen_nic.h"
  28. #include "netxen_nic_hw.h"
  29. struct crb_addr_pair {
  30. u32 addr;
  31. u32 data;
  32. };
  33. #define NETXEN_MAX_CRB_XFORM 60
  34. static unsigned int crb_addr_xform[NETXEN_MAX_CRB_XFORM];
  35. #define NETXEN_ADDR_ERROR (0xffffffff)
  36. #define crb_addr_transform(name) \
  37. crb_addr_xform[NETXEN_HW_PX_MAP_CRB_##name] = \
  38. NETXEN_HW_CRB_HUB_AGT_ADR_##name << 20
  39. #define NETXEN_NIC_XDMA_RESET 0x8000ff
  40. static void
  41. netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  42. struct nx_host_rds_ring *rds_ring);
  43. static int netxen_p3_has_mn(struct netxen_adapter *adapter);
  44. static void crb_addr_transform_setup(void)
  45. {
  46. crb_addr_transform(XDMA);
  47. crb_addr_transform(TIMR);
  48. crb_addr_transform(SRE);
  49. crb_addr_transform(SQN3);
  50. crb_addr_transform(SQN2);
  51. crb_addr_transform(SQN1);
  52. crb_addr_transform(SQN0);
  53. crb_addr_transform(SQS3);
  54. crb_addr_transform(SQS2);
  55. crb_addr_transform(SQS1);
  56. crb_addr_transform(SQS0);
  57. crb_addr_transform(RPMX7);
  58. crb_addr_transform(RPMX6);
  59. crb_addr_transform(RPMX5);
  60. crb_addr_transform(RPMX4);
  61. crb_addr_transform(RPMX3);
  62. crb_addr_transform(RPMX2);
  63. crb_addr_transform(RPMX1);
  64. crb_addr_transform(RPMX0);
  65. crb_addr_transform(ROMUSB);
  66. crb_addr_transform(SN);
  67. crb_addr_transform(QMN);
  68. crb_addr_transform(QMS);
  69. crb_addr_transform(PGNI);
  70. crb_addr_transform(PGND);
  71. crb_addr_transform(PGN3);
  72. crb_addr_transform(PGN2);
  73. crb_addr_transform(PGN1);
  74. crb_addr_transform(PGN0);
  75. crb_addr_transform(PGSI);
  76. crb_addr_transform(PGSD);
  77. crb_addr_transform(PGS3);
  78. crb_addr_transform(PGS2);
  79. crb_addr_transform(PGS1);
  80. crb_addr_transform(PGS0);
  81. crb_addr_transform(PS);
  82. crb_addr_transform(PH);
  83. crb_addr_transform(NIU);
  84. crb_addr_transform(I2Q);
  85. crb_addr_transform(EG);
  86. crb_addr_transform(MN);
  87. crb_addr_transform(MS);
  88. crb_addr_transform(CAS2);
  89. crb_addr_transform(CAS1);
  90. crb_addr_transform(CAS0);
  91. crb_addr_transform(CAM);
  92. crb_addr_transform(C2C1);
  93. crb_addr_transform(C2C0);
  94. crb_addr_transform(SMB);
  95. crb_addr_transform(OCM0);
  96. crb_addr_transform(I2C0);
  97. }
  98. void netxen_release_rx_buffers(struct netxen_adapter *adapter)
  99. {
  100. struct netxen_recv_context *recv_ctx;
  101. struct nx_host_rds_ring *rds_ring;
  102. struct netxen_rx_buffer *rx_buf;
  103. int i, ring;
  104. recv_ctx = &adapter->recv_ctx;
  105. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  106. rds_ring = &recv_ctx->rds_rings[ring];
  107. for (i = 0; i < rds_ring->num_desc; ++i) {
  108. rx_buf = &(rds_ring->rx_buf_arr[i]);
  109. if (rx_buf->state == NETXEN_BUFFER_FREE)
  110. continue;
  111. pci_unmap_single(adapter->pdev,
  112. rx_buf->dma,
  113. rds_ring->dma_size,
  114. PCI_DMA_FROMDEVICE);
  115. if (rx_buf->skb != NULL)
  116. dev_kfree_skb_any(rx_buf->skb);
  117. }
  118. }
  119. }
  120. void netxen_release_tx_buffers(struct netxen_adapter *adapter)
  121. {
  122. struct netxen_cmd_buffer *cmd_buf;
  123. struct netxen_skb_frag *buffrag;
  124. int i, j;
  125. struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
  126. cmd_buf = tx_ring->cmd_buf_arr;
  127. for (i = 0; i < tx_ring->num_desc; i++) {
  128. buffrag = cmd_buf->frag_array;
  129. if (buffrag->dma) {
  130. pci_unmap_single(adapter->pdev, buffrag->dma,
  131. buffrag->length, PCI_DMA_TODEVICE);
  132. buffrag->dma = 0ULL;
  133. }
  134. for (j = 0; j < cmd_buf->frag_count; j++) {
  135. buffrag++;
  136. if (buffrag->dma) {
  137. pci_unmap_page(adapter->pdev, buffrag->dma,
  138. buffrag->length,
  139. PCI_DMA_TODEVICE);
  140. buffrag->dma = 0ULL;
  141. }
  142. }
  143. if (cmd_buf->skb) {
  144. dev_kfree_skb_any(cmd_buf->skb);
  145. cmd_buf->skb = NULL;
  146. }
  147. cmd_buf++;
  148. }
  149. }
  150. void netxen_free_sw_resources(struct netxen_adapter *adapter)
  151. {
  152. struct netxen_recv_context *recv_ctx;
  153. struct nx_host_rds_ring *rds_ring;
  154. struct nx_host_tx_ring *tx_ring;
  155. int ring;
  156. recv_ctx = &adapter->recv_ctx;
  157. if (recv_ctx->rds_rings == NULL)
  158. goto skip_rds;
  159. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  160. rds_ring = &recv_ctx->rds_rings[ring];
  161. vfree(rds_ring->rx_buf_arr);
  162. rds_ring->rx_buf_arr = NULL;
  163. }
  164. kfree(recv_ctx->rds_rings);
  165. skip_rds:
  166. if (adapter->tx_ring == NULL)
  167. return;
  168. tx_ring = adapter->tx_ring;
  169. vfree(tx_ring->cmd_buf_arr);
  170. }
  171. int netxen_alloc_sw_resources(struct netxen_adapter *adapter)
  172. {
  173. struct netxen_recv_context *recv_ctx;
  174. struct nx_host_rds_ring *rds_ring;
  175. struct nx_host_sds_ring *sds_ring;
  176. struct nx_host_tx_ring *tx_ring;
  177. struct netxen_rx_buffer *rx_buf;
  178. int ring, i, size;
  179. struct netxen_cmd_buffer *cmd_buf_arr;
  180. struct net_device *netdev = adapter->netdev;
  181. struct pci_dev *pdev = adapter->pdev;
  182. size = sizeof(struct nx_host_tx_ring);
  183. tx_ring = kzalloc(size, GFP_KERNEL);
  184. if (tx_ring == NULL) {
  185. dev_err(&pdev->dev, "%s: failed to allocate tx ring struct\n",
  186. netdev->name);
  187. return -ENOMEM;
  188. }
  189. adapter->tx_ring = tx_ring;
  190. tx_ring->num_desc = adapter->num_txd;
  191. tx_ring->txq = netdev_get_tx_queue(netdev, 0);
  192. cmd_buf_arr = vmalloc(TX_BUFF_RINGSIZE(tx_ring));
  193. if (cmd_buf_arr == NULL) {
  194. dev_err(&pdev->dev, "%s: failed to allocate cmd buffer ring\n",
  195. netdev->name);
  196. return -ENOMEM;
  197. }
  198. memset(cmd_buf_arr, 0, TX_BUFF_RINGSIZE(tx_ring));
  199. tx_ring->cmd_buf_arr = cmd_buf_arr;
  200. recv_ctx = &adapter->recv_ctx;
  201. size = adapter->max_rds_rings * sizeof (struct nx_host_rds_ring);
  202. rds_ring = kzalloc(size, GFP_KERNEL);
  203. if (rds_ring == NULL) {
  204. dev_err(&pdev->dev, "%s: failed to allocate rds ring struct\n",
  205. netdev->name);
  206. return -ENOMEM;
  207. }
  208. recv_ctx->rds_rings = rds_ring;
  209. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  210. rds_ring = &recv_ctx->rds_rings[ring];
  211. switch (ring) {
  212. case RCV_RING_NORMAL:
  213. rds_ring->num_desc = adapter->num_rxd;
  214. if (adapter->ahw.cut_through) {
  215. rds_ring->dma_size =
  216. NX_CT_DEFAULT_RX_BUF_LEN;
  217. rds_ring->skb_size =
  218. NX_CT_DEFAULT_RX_BUF_LEN;
  219. } else {
  220. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  221. rds_ring->dma_size =
  222. NX_P3_RX_BUF_MAX_LEN;
  223. else
  224. rds_ring->dma_size =
  225. NX_P2_RX_BUF_MAX_LEN;
  226. rds_ring->skb_size =
  227. rds_ring->dma_size + NET_IP_ALIGN;
  228. }
  229. break;
  230. case RCV_RING_JUMBO:
  231. rds_ring->num_desc = adapter->num_jumbo_rxd;
  232. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  233. rds_ring->dma_size =
  234. NX_P3_RX_JUMBO_BUF_MAX_LEN;
  235. else
  236. rds_ring->dma_size =
  237. NX_P2_RX_JUMBO_BUF_MAX_LEN;
  238. if (adapter->capabilities & NX_CAP0_HW_LRO)
  239. rds_ring->dma_size += NX_LRO_BUFFER_EXTRA;
  240. rds_ring->skb_size =
  241. rds_ring->dma_size + NET_IP_ALIGN;
  242. break;
  243. case RCV_RING_LRO:
  244. rds_ring->num_desc = adapter->num_lro_rxd;
  245. rds_ring->dma_size = NX_RX_LRO_BUFFER_LENGTH;
  246. rds_ring->skb_size = rds_ring->dma_size + NET_IP_ALIGN;
  247. break;
  248. }
  249. rds_ring->rx_buf_arr = (struct netxen_rx_buffer *)
  250. vmalloc(RCV_BUFF_RINGSIZE(rds_ring));
  251. if (rds_ring->rx_buf_arr == NULL) {
  252. printk(KERN_ERR "%s: Failed to allocate "
  253. "rx buffer ring %d\n",
  254. netdev->name, ring);
  255. /* free whatever was already allocated */
  256. goto err_out;
  257. }
  258. memset(rds_ring->rx_buf_arr, 0, RCV_BUFF_RINGSIZE(rds_ring));
  259. INIT_LIST_HEAD(&rds_ring->free_list);
  260. /*
  261. * Now go through all of them, set reference handles
  262. * and put them in the queues.
  263. */
  264. rx_buf = rds_ring->rx_buf_arr;
  265. for (i = 0; i < rds_ring->num_desc; i++) {
  266. list_add_tail(&rx_buf->list,
  267. &rds_ring->free_list);
  268. rx_buf->ref_handle = i;
  269. rx_buf->state = NETXEN_BUFFER_FREE;
  270. rx_buf++;
  271. }
  272. spin_lock_init(&rds_ring->lock);
  273. }
  274. for (ring = 0; ring < adapter->max_sds_rings; ring++) {
  275. sds_ring = &recv_ctx->sds_rings[ring];
  276. sds_ring->irq = adapter->msix_entries[ring].vector;
  277. sds_ring->adapter = adapter;
  278. sds_ring->num_desc = adapter->num_rxd;
  279. for (i = 0; i < NUM_RCV_DESC_RINGS; i++)
  280. INIT_LIST_HEAD(&sds_ring->free_list[i]);
  281. }
  282. return 0;
  283. err_out:
  284. netxen_free_sw_resources(adapter);
  285. return -ENOMEM;
  286. }
  287. /*
  288. * netxen_decode_crb_addr(0 - utility to translate from internal Phantom CRB
  289. * address to external PCI CRB address.
  290. */
  291. static u32 netxen_decode_crb_addr(u32 addr)
  292. {
  293. int i;
  294. u32 base_addr, offset, pci_base;
  295. crb_addr_transform_setup();
  296. pci_base = NETXEN_ADDR_ERROR;
  297. base_addr = addr & 0xfff00000;
  298. offset = addr & 0x000fffff;
  299. for (i = 0; i < NETXEN_MAX_CRB_XFORM; i++) {
  300. if (crb_addr_xform[i] == base_addr) {
  301. pci_base = i << 20;
  302. break;
  303. }
  304. }
  305. if (pci_base == NETXEN_ADDR_ERROR)
  306. return pci_base;
  307. else
  308. return (pci_base + offset);
  309. }
  310. #define NETXEN_MAX_ROM_WAIT_USEC 100
  311. static int netxen_wait_rom_done(struct netxen_adapter *adapter)
  312. {
  313. long timeout = 0;
  314. long done = 0;
  315. cond_resched();
  316. while (done == 0) {
  317. done = NXRD32(adapter, NETXEN_ROMUSB_GLB_STATUS);
  318. done &= 2;
  319. if (++timeout >= NETXEN_MAX_ROM_WAIT_USEC) {
  320. dev_err(&adapter->pdev->dev,
  321. "Timeout reached waiting for rom done");
  322. return -EIO;
  323. }
  324. udelay(1);
  325. }
  326. return 0;
  327. }
  328. static int do_rom_fast_read(struct netxen_adapter *adapter,
  329. int addr, int *valp)
  330. {
  331. NXWR32(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
  332. NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  333. NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
  334. NXWR32(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE, 0xb);
  335. if (netxen_wait_rom_done(adapter)) {
  336. printk("Error waiting for rom done\n");
  337. return -EIO;
  338. }
  339. /* reset abyte_cnt and dummy_byte_cnt */
  340. NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  341. udelay(10);
  342. NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  343. *valp = NXRD32(adapter, NETXEN_ROMUSB_ROM_RDATA);
  344. return 0;
  345. }
  346. static int do_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  347. u8 *bytes, size_t size)
  348. {
  349. int addridx;
  350. int ret = 0;
  351. for (addridx = addr; addridx < (addr + size); addridx += 4) {
  352. int v;
  353. ret = do_rom_fast_read(adapter, addridx, &v);
  354. if (ret != 0)
  355. break;
  356. *(__le32 *)bytes = cpu_to_le32(v);
  357. bytes += 4;
  358. }
  359. return ret;
  360. }
  361. int
  362. netxen_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  363. u8 *bytes, size_t size)
  364. {
  365. int ret;
  366. ret = netxen_rom_lock(adapter);
  367. if (ret < 0)
  368. return ret;
  369. ret = do_rom_fast_read_words(adapter, addr, bytes, size);
  370. netxen_rom_unlock(adapter);
  371. return ret;
  372. }
  373. int netxen_rom_fast_read(struct netxen_adapter *adapter, int addr, int *valp)
  374. {
  375. int ret;
  376. if (netxen_rom_lock(adapter) != 0)
  377. return -EIO;
  378. ret = do_rom_fast_read(adapter, addr, valp);
  379. netxen_rom_unlock(adapter);
  380. return ret;
  381. }
  382. #define NETXEN_BOARDTYPE 0x4008
  383. #define NETXEN_BOARDNUM 0x400c
  384. #define NETXEN_CHIPNUM 0x4010
  385. int netxen_pinit_from_rom(struct netxen_adapter *adapter)
  386. {
  387. int addr, val;
  388. int i, n, init_delay = 0;
  389. struct crb_addr_pair *buf;
  390. unsigned offset;
  391. u32 off;
  392. /* resetall */
  393. netxen_rom_lock(adapter);
  394. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0xffffffff);
  395. netxen_rom_unlock(adapter);
  396. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  397. if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
  398. (n != 0xcafecafe) ||
  399. netxen_rom_fast_read(adapter, 4, &n) != 0) {
  400. printk(KERN_ERR "%s: ERROR Reading crb_init area: "
  401. "n: %08x\n", netxen_nic_driver_name, n);
  402. return -EIO;
  403. }
  404. offset = n & 0xffffU;
  405. n = (n >> 16) & 0xffffU;
  406. } else {
  407. if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
  408. !(n & 0x80000000)) {
  409. printk(KERN_ERR "%s: ERROR Reading crb_init area: "
  410. "n: %08x\n", netxen_nic_driver_name, n);
  411. return -EIO;
  412. }
  413. offset = 1;
  414. n &= ~0x80000000;
  415. }
  416. if (n >= 1024) {
  417. printk(KERN_ERR "%s:n=0x%x Error! NetXen card flash not"
  418. " initialized.\n", __func__, n);
  419. return -EIO;
  420. }
  421. buf = kcalloc(n, sizeof(struct crb_addr_pair), GFP_KERNEL);
  422. if (buf == NULL) {
  423. printk("%s: netxen_pinit_from_rom: Unable to calloc memory.\n",
  424. netxen_nic_driver_name);
  425. return -ENOMEM;
  426. }
  427. for (i = 0; i < n; i++) {
  428. if (netxen_rom_fast_read(adapter, 8*i + 4*offset, &val) != 0 ||
  429. netxen_rom_fast_read(adapter, 8*i + 4*offset + 4, &addr) != 0) {
  430. kfree(buf);
  431. return -EIO;
  432. }
  433. buf[i].addr = addr;
  434. buf[i].data = val;
  435. }
  436. for (i = 0; i < n; i++) {
  437. off = netxen_decode_crb_addr(buf[i].addr);
  438. if (off == NETXEN_ADDR_ERROR) {
  439. printk(KERN_ERR"CRB init value out of range %x\n",
  440. buf[i].addr);
  441. continue;
  442. }
  443. off += NETXEN_PCI_CRBSPACE;
  444. if (off & 1)
  445. continue;
  446. /* skipping cold reboot MAGIC */
  447. if (off == NETXEN_CAM_RAM(0x1fc))
  448. continue;
  449. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  450. if (off == (NETXEN_CRB_I2C0 + 0x1c))
  451. continue;
  452. /* do not reset PCI */
  453. if (off == (ROMUSB_GLB + 0xbc))
  454. continue;
  455. if (off == (ROMUSB_GLB + 0xa8))
  456. continue;
  457. if (off == (ROMUSB_GLB + 0xc8)) /* core clock */
  458. continue;
  459. if (off == (ROMUSB_GLB + 0x24)) /* MN clock */
  460. continue;
  461. if (off == (ROMUSB_GLB + 0x1c)) /* MS clock */
  462. continue;
  463. if (off == (NETXEN_CRB_PEG_NET_1 + 0x18) &&
  464. !NX_IS_REVISION_P3P(adapter->ahw.revision_id))
  465. buf[i].data = 0x1020;
  466. /* skip the function enable register */
  467. if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION))
  468. continue;
  469. if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION2))
  470. continue;
  471. if ((off & 0x0ff00000) == NETXEN_CRB_SMB)
  472. continue;
  473. }
  474. init_delay = 1;
  475. /* After writing this register, HW needs time for CRB */
  476. /* to quiet down (else crb_window returns 0xffffffff) */
  477. if (off == NETXEN_ROMUSB_GLB_SW_RESET) {
  478. init_delay = 1000;
  479. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  480. /* hold xdma in reset also */
  481. buf[i].data = NETXEN_NIC_XDMA_RESET;
  482. buf[i].data = 0x8000ff;
  483. }
  484. }
  485. NXWR32(adapter, off, buf[i].data);
  486. msleep(init_delay);
  487. }
  488. kfree(buf);
  489. /* disable_peg_cache_all */
  490. /* unreset_net_cache */
  491. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  492. val = NXRD32(adapter, NETXEN_ROMUSB_GLB_SW_RESET);
  493. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, (val & 0xffffff0f));
  494. }
  495. /* p2dn replyCount */
  496. NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0xec, 0x1e);
  497. /* disable_peg_cache 0 */
  498. NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0x4c, 8);
  499. /* disable_peg_cache 1 */
  500. NXWR32(adapter, NETXEN_CRB_PEG_NET_I + 0x4c, 8);
  501. /* peg_clr_all */
  502. /* peg_clr 0 */
  503. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0x8, 0);
  504. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0xc, 0);
  505. /* peg_clr 1 */
  506. NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0x8, 0);
  507. NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0xc, 0);
  508. /* peg_clr 2 */
  509. NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0x8, 0);
  510. NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0xc, 0);
  511. /* peg_clr 3 */
  512. NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0x8, 0);
  513. NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0xc, 0);
  514. return 0;
  515. }
  516. static struct uni_table_desc *nx_get_table_desc(const u8 *unirom, int section)
  517. {
  518. uint32_t i;
  519. struct uni_table_desc *directory = (struct uni_table_desc *) &unirom[0];
  520. __le32 entries = cpu_to_le32(directory->num_entries);
  521. for (i = 0; i < entries; i++) {
  522. __le32 offs = cpu_to_le32(directory->findex) +
  523. (i * cpu_to_le32(directory->entry_size));
  524. __le32 tab_type = cpu_to_le32(*((u32 *)&unirom[offs] + 8));
  525. if (tab_type == section)
  526. return (struct uni_table_desc *) &unirom[offs];
  527. }
  528. return NULL;
  529. }
  530. static int
  531. nx_set_product_offs(struct netxen_adapter *adapter)
  532. {
  533. struct uni_table_desc *ptab_descr;
  534. const u8 *unirom = adapter->fw->data;
  535. uint32_t i;
  536. __le32 entries;
  537. ptab_descr = nx_get_table_desc(unirom, NX_UNI_DIR_SECT_PRODUCT_TBL);
  538. if (ptab_descr == NULL)
  539. return -1;
  540. entries = cpu_to_le32(ptab_descr->num_entries);
  541. for (i = 0; i < entries; i++) {
  542. __le32 flags, file_chiprev, offs;
  543. u8 chiprev = adapter->ahw.revision_id;
  544. int mn_present = netxen_p3_has_mn(adapter);
  545. uint32_t flagbit;
  546. offs = cpu_to_le32(ptab_descr->findex) +
  547. (i * cpu_to_le32(ptab_descr->entry_size));
  548. flags = cpu_to_le32(*((int *)&unirom[offs] + NX_UNI_FLAGS_OFF));
  549. file_chiprev = cpu_to_le32(*((int *)&unirom[offs] +
  550. NX_UNI_CHIP_REV_OFF));
  551. flagbit = mn_present ? 1 : 2;
  552. if ((chiprev == file_chiprev) &&
  553. ((1ULL << flagbit) & flags)) {
  554. adapter->file_prd_off = offs;
  555. return 0;
  556. }
  557. }
  558. return -1;
  559. }
  560. static struct uni_data_desc *nx_get_data_desc(struct netxen_adapter *adapter,
  561. u32 section, u32 idx_offset)
  562. {
  563. const u8 *unirom = adapter->fw->data;
  564. int idx = cpu_to_le32(*((int *)&unirom[adapter->file_prd_off] +
  565. idx_offset));
  566. struct uni_table_desc *tab_desc;
  567. __le32 offs;
  568. tab_desc = nx_get_table_desc(unirom, section);
  569. if (tab_desc == NULL)
  570. return NULL;
  571. offs = cpu_to_le32(tab_desc->findex) +
  572. (cpu_to_le32(tab_desc->entry_size) * idx);
  573. return (struct uni_data_desc *)&unirom[offs];
  574. }
  575. static u8 *
  576. nx_get_bootld_offs(struct netxen_adapter *adapter)
  577. {
  578. u32 offs = NETXEN_BOOTLD_START;
  579. if (adapter->fw_type == NX_UNIFIED_ROMIMAGE)
  580. offs = cpu_to_le32((nx_get_data_desc(adapter,
  581. NX_UNI_DIR_SECT_BOOTLD,
  582. NX_UNI_BOOTLD_IDX_OFF))->findex);
  583. return (u8 *)&adapter->fw->data[offs];
  584. }
  585. static u8 *
  586. nx_get_fw_offs(struct netxen_adapter *adapter)
  587. {
  588. u32 offs = NETXEN_IMAGE_START;
  589. if (adapter->fw_type == NX_UNIFIED_ROMIMAGE)
  590. offs = cpu_to_le32((nx_get_data_desc(adapter,
  591. NX_UNI_DIR_SECT_FW,
  592. NX_UNI_FIRMWARE_IDX_OFF))->findex);
  593. return (u8 *)&adapter->fw->data[offs];
  594. }
  595. static __le32
  596. nx_get_fw_size(struct netxen_adapter *adapter)
  597. {
  598. if (adapter->fw_type == NX_UNIFIED_ROMIMAGE)
  599. return cpu_to_le32((nx_get_data_desc(adapter,
  600. NX_UNI_DIR_SECT_FW,
  601. NX_UNI_FIRMWARE_IDX_OFF))->size);
  602. else
  603. return cpu_to_le32(
  604. *(u32 *)&adapter->fw->data[NX_FW_SIZE_OFFSET]);
  605. }
  606. static __le32
  607. nx_get_fw_version(struct netxen_adapter *adapter)
  608. {
  609. struct uni_data_desc *fw_data_desc;
  610. const struct firmware *fw = adapter->fw;
  611. __le32 major, minor, sub;
  612. const u8 *ver_str;
  613. int i, ret = 0;
  614. if (adapter->fw_type == NX_UNIFIED_ROMIMAGE) {
  615. fw_data_desc = nx_get_data_desc(adapter,
  616. NX_UNI_DIR_SECT_FW, NX_UNI_FIRMWARE_IDX_OFF);
  617. ver_str = fw->data + cpu_to_le32(fw_data_desc->findex) +
  618. cpu_to_le32(fw_data_desc->size) - 17;
  619. for (i = 0; i < 12; i++) {
  620. if (!strncmp(&ver_str[i], "REV=", 4)) {
  621. ret = sscanf(&ver_str[i+4], "%u.%u.%u ",
  622. &major, &minor, &sub);
  623. break;
  624. }
  625. }
  626. if (ret != 3)
  627. return 0;
  628. return major + (minor << 8) + (sub << 16);
  629. } else
  630. return cpu_to_le32(*(u32 *)&fw->data[NX_FW_VERSION_OFFSET]);
  631. }
  632. static __le32
  633. nx_get_bios_version(struct netxen_adapter *adapter)
  634. {
  635. const struct firmware *fw = adapter->fw;
  636. __le32 bios_ver, prd_off = adapter->file_prd_off;
  637. if (adapter->fw_type == NX_UNIFIED_ROMIMAGE) {
  638. bios_ver = cpu_to_le32(*((u32 *) (&fw->data[prd_off])
  639. + NX_UNI_BIOS_VERSION_OFF));
  640. return (bios_ver << 24) + ((bios_ver >> 8) & 0xff00) +
  641. (bios_ver >> 24);
  642. } else
  643. return cpu_to_le32(*(u32 *)&fw->data[NX_BIOS_VERSION_OFFSET]);
  644. }
  645. int
  646. netxen_need_fw_reset(struct netxen_adapter *adapter)
  647. {
  648. u32 count, old_count;
  649. u32 val, version, major, minor, build;
  650. int i, timeout;
  651. u8 fw_type;
  652. /* NX2031 firmware doesn't support heartbit */
  653. if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  654. return 1;
  655. /* last attempt had failed */
  656. if (NXRD32(adapter, CRB_CMDPEG_STATE) == PHAN_INITIALIZE_FAILED)
  657. return 1;
  658. old_count = count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
  659. for (i = 0; i < 10; i++) {
  660. timeout = msleep_interruptible(200);
  661. if (timeout) {
  662. NXWR32(adapter, CRB_CMDPEG_STATE,
  663. PHAN_INITIALIZE_FAILED);
  664. return -EINTR;
  665. }
  666. count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
  667. if (count != old_count)
  668. break;
  669. }
  670. /* firmware is dead */
  671. if (count == old_count)
  672. return 1;
  673. /* check if we have got newer or different file firmware */
  674. if (adapter->fw) {
  675. val = nx_get_fw_version(adapter);
  676. version = NETXEN_DECODE_VERSION(val);
  677. major = NXRD32(adapter, NETXEN_FW_VERSION_MAJOR);
  678. minor = NXRD32(adapter, NETXEN_FW_VERSION_MINOR);
  679. build = NXRD32(adapter, NETXEN_FW_VERSION_SUB);
  680. if (version > NETXEN_VERSION_CODE(major, minor, build))
  681. return 1;
  682. if (version == NETXEN_VERSION_CODE(major, minor, build) &&
  683. adapter->fw_type != NX_UNIFIED_ROMIMAGE) {
  684. val = NXRD32(adapter, NETXEN_MIU_MN_CONTROL);
  685. fw_type = (val & 0x4) ?
  686. NX_P3_CT_ROMIMAGE : NX_P3_MN_ROMIMAGE;
  687. if (adapter->fw_type != fw_type)
  688. return 1;
  689. }
  690. }
  691. return 0;
  692. }
  693. static char *fw_name[] = {
  694. NX_P2_MN_ROMIMAGE_NAME,
  695. NX_P3_CT_ROMIMAGE_NAME,
  696. NX_P3_MN_ROMIMAGE_NAME,
  697. NX_UNIFIED_ROMIMAGE_NAME,
  698. NX_FLASH_ROMIMAGE_NAME,
  699. };
  700. int
  701. netxen_load_firmware(struct netxen_adapter *adapter)
  702. {
  703. u64 *ptr64;
  704. u32 i, flashaddr, size;
  705. const struct firmware *fw = adapter->fw;
  706. struct pci_dev *pdev = adapter->pdev;
  707. dev_info(&pdev->dev, "loading firmware from %s\n",
  708. fw_name[adapter->fw_type]);
  709. if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  710. NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 1);
  711. if (fw) {
  712. __le64 data;
  713. size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 8;
  714. ptr64 = (u64 *)nx_get_bootld_offs(adapter);
  715. flashaddr = NETXEN_BOOTLD_START;
  716. for (i = 0; i < size; i++) {
  717. data = cpu_to_le64(ptr64[i]);
  718. if (adapter->pci_mem_write(adapter, flashaddr, data))
  719. return -EIO;
  720. flashaddr += 8;
  721. }
  722. size = (__force u32)nx_get_fw_size(adapter) / 8;
  723. ptr64 = (u64 *)nx_get_fw_offs(adapter);
  724. flashaddr = NETXEN_IMAGE_START;
  725. for (i = 0; i < size; i++) {
  726. data = cpu_to_le64(ptr64[i]);
  727. if (adapter->pci_mem_write(adapter,
  728. flashaddr, data))
  729. return -EIO;
  730. flashaddr += 8;
  731. }
  732. } else {
  733. u64 data;
  734. u32 hi, lo;
  735. size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 8;
  736. flashaddr = NETXEN_BOOTLD_START;
  737. for (i = 0; i < size; i++) {
  738. if (netxen_rom_fast_read(adapter,
  739. flashaddr, (int *)&lo) != 0)
  740. return -EIO;
  741. if (netxen_rom_fast_read(adapter,
  742. flashaddr + 4, (int *)&hi) != 0)
  743. return -EIO;
  744. /* hi, lo are already in host endian byteorder */
  745. data = (((u64)hi << 32) | lo);
  746. if (adapter->pci_mem_write(adapter,
  747. flashaddr, data))
  748. return -EIO;
  749. flashaddr += 8;
  750. }
  751. }
  752. msleep(1);
  753. if (NX_IS_REVISION_P3P(adapter->ahw.revision_id)) {
  754. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0x18, 0x1020);
  755. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0x80001e);
  756. } else if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  757. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0x80001d);
  758. else {
  759. NXWR32(adapter, NETXEN_ROMUSB_GLB_CHIP_CLK_CTRL, 0x3fff);
  760. NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 0);
  761. }
  762. return 0;
  763. }
  764. static int
  765. netxen_validate_firmware(struct netxen_adapter *adapter)
  766. {
  767. __le32 val;
  768. u32 ver, min_ver, bios, min_size;
  769. struct pci_dev *pdev = adapter->pdev;
  770. const struct firmware *fw = adapter->fw;
  771. u8 fw_type = adapter->fw_type;
  772. if (fw_type == NX_UNIFIED_ROMIMAGE) {
  773. if (nx_set_product_offs(adapter))
  774. return -EINVAL;
  775. min_size = NX_UNI_FW_MIN_SIZE;
  776. } else {
  777. val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_MAGIC_OFFSET]);
  778. if ((__force u32)val != NETXEN_BDINFO_MAGIC)
  779. return -EINVAL;
  780. min_size = NX_FW_MIN_SIZE;
  781. }
  782. if (fw->size < min_size)
  783. return -EINVAL;
  784. val = nx_get_fw_version(adapter);
  785. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  786. min_ver = NETXEN_VERSION_CODE(4, 0, 216);
  787. else
  788. min_ver = NETXEN_VERSION_CODE(3, 4, 216);
  789. ver = NETXEN_DECODE_VERSION(val);
  790. if ((_major(ver) > _NETXEN_NIC_LINUX_MAJOR) || (ver < min_ver)) {
  791. dev_err(&pdev->dev,
  792. "%s: firmware version %d.%d.%d unsupported\n",
  793. fw_name[fw_type], _major(ver), _minor(ver), _build(ver));
  794. return -EINVAL;
  795. }
  796. val = nx_get_bios_version(adapter);
  797. netxen_rom_fast_read(adapter, NX_BIOS_VERSION_OFFSET, (int *)&bios);
  798. if ((__force u32)val != bios) {
  799. dev_err(&pdev->dev, "%s: firmware bios is incompatible\n",
  800. fw_name[fw_type]);
  801. return -EINVAL;
  802. }
  803. /* check if flashed firmware is newer */
  804. if (netxen_rom_fast_read(adapter,
  805. NX_FW_VERSION_OFFSET, (int *)&val))
  806. return -EIO;
  807. val = NETXEN_DECODE_VERSION(val);
  808. if (val > ver) {
  809. dev_info(&pdev->dev, "%s: firmware is older than flash\n",
  810. fw_name[fw_type]);
  811. return -EINVAL;
  812. }
  813. NXWR32(adapter, NETXEN_CAM_RAM(0x1fc), NETXEN_BDINFO_MAGIC);
  814. return 0;
  815. }
  816. static void
  817. nx_get_next_fwtype(struct netxen_adapter *adapter)
  818. {
  819. u8 fw_type;
  820. switch (adapter->fw_type) {
  821. case NX_UNKNOWN_ROMIMAGE:
  822. fw_type = NX_UNIFIED_ROMIMAGE;
  823. break;
  824. case NX_UNIFIED_ROMIMAGE:
  825. if (NX_IS_REVISION_P3P(adapter->ahw.revision_id))
  826. fw_type = NX_FLASH_ROMIMAGE;
  827. else if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  828. fw_type = NX_P2_MN_ROMIMAGE;
  829. else if (netxen_p3_has_mn(adapter))
  830. fw_type = NX_P3_MN_ROMIMAGE;
  831. else
  832. fw_type = NX_P3_CT_ROMIMAGE;
  833. break;
  834. case NX_P3_MN_ROMIMAGE:
  835. fw_type = NX_P3_CT_ROMIMAGE;
  836. break;
  837. case NX_P2_MN_ROMIMAGE:
  838. case NX_P3_CT_ROMIMAGE:
  839. default:
  840. fw_type = NX_FLASH_ROMIMAGE;
  841. break;
  842. }
  843. adapter->fw_type = fw_type;
  844. }
  845. static int
  846. netxen_p3_has_mn(struct netxen_adapter *adapter)
  847. {
  848. u32 capability, flashed_ver;
  849. capability = 0;
  850. netxen_rom_fast_read(adapter,
  851. NX_FW_VERSION_OFFSET, (int *)&flashed_ver);
  852. flashed_ver = NETXEN_DECODE_VERSION(flashed_ver);
  853. if (flashed_ver >= NETXEN_VERSION_CODE(4, 0, 220)) {
  854. capability = NXRD32(adapter, NX_PEG_TUNE_CAPABILITY);
  855. if (capability & NX_PEG_TUNE_MN_PRESENT)
  856. return 1;
  857. }
  858. return 0;
  859. }
  860. void netxen_request_firmware(struct netxen_adapter *adapter)
  861. {
  862. struct pci_dev *pdev = adapter->pdev;
  863. int rc = 0;
  864. adapter->fw_type = NX_UNKNOWN_ROMIMAGE;
  865. next:
  866. nx_get_next_fwtype(adapter);
  867. if (adapter->fw_type == NX_FLASH_ROMIMAGE) {
  868. adapter->fw = NULL;
  869. } else {
  870. rc = request_firmware(&adapter->fw,
  871. fw_name[adapter->fw_type], &pdev->dev);
  872. if (rc != 0)
  873. goto next;
  874. rc = netxen_validate_firmware(adapter);
  875. if (rc != 0) {
  876. release_firmware(adapter->fw);
  877. msleep(1);
  878. goto next;
  879. }
  880. }
  881. }
  882. void
  883. netxen_release_firmware(struct netxen_adapter *adapter)
  884. {
  885. if (adapter->fw)
  886. release_firmware(adapter->fw);
  887. adapter->fw = NULL;
  888. }
  889. int netxen_init_dummy_dma(struct netxen_adapter *adapter)
  890. {
  891. u64 addr;
  892. u32 hi, lo;
  893. if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
  894. return 0;
  895. adapter->dummy_dma.addr = pci_alloc_consistent(adapter->pdev,
  896. NETXEN_HOST_DUMMY_DMA_SIZE,
  897. &adapter->dummy_dma.phys_addr);
  898. if (adapter->dummy_dma.addr == NULL) {
  899. dev_err(&adapter->pdev->dev,
  900. "ERROR: Could not allocate dummy DMA memory\n");
  901. return -ENOMEM;
  902. }
  903. addr = (uint64_t) adapter->dummy_dma.phys_addr;
  904. hi = (addr >> 32) & 0xffffffff;
  905. lo = addr & 0xffffffff;
  906. NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_HI, hi);
  907. NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_LO, lo);
  908. return 0;
  909. }
  910. /*
  911. * NetXen DMA watchdog control:
  912. *
  913. * Bit 0 : enabled => R/O: 1 watchdog active, 0 inactive
  914. * Bit 1 : disable_request => 1 req disable dma watchdog
  915. * Bit 2 : enable_request => 1 req enable dma watchdog
  916. * Bit 3-31 : unused
  917. */
  918. void netxen_free_dummy_dma(struct netxen_adapter *adapter)
  919. {
  920. int i = 100;
  921. u32 ctrl;
  922. if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
  923. return;
  924. if (!adapter->dummy_dma.addr)
  925. return;
  926. ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
  927. if ((ctrl & 0x1) != 0) {
  928. NXWR32(adapter, NETXEN_DMA_WATCHDOG_CTRL, (ctrl | 0x2));
  929. while ((ctrl & 0x1) != 0) {
  930. msleep(50);
  931. ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
  932. if (--i == 0)
  933. break;
  934. };
  935. }
  936. if (i) {
  937. pci_free_consistent(adapter->pdev,
  938. NETXEN_HOST_DUMMY_DMA_SIZE,
  939. adapter->dummy_dma.addr,
  940. adapter->dummy_dma.phys_addr);
  941. adapter->dummy_dma.addr = NULL;
  942. } else
  943. dev_err(&adapter->pdev->dev, "dma_watchdog_shutdown failed\n");
  944. }
  945. int netxen_phantom_init(struct netxen_adapter *adapter, int pegtune_val)
  946. {
  947. u32 val = 0;
  948. int retries = 60;
  949. if (pegtune_val)
  950. return 0;
  951. do {
  952. val = NXRD32(adapter, CRB_CMDPEG_STATE);
  953. switch (val) {
  954. case PHAN_INITIALIZE_COMPLETE:
  955. case PHAN_INITIALIZE_ACK:
  956. return 0;
  957. case PHAN_INITIALIZE_FAILED:
  958. goto out_err;
  959. default:
  960. break;
  961. }
  962. msleep(500);
  963. } while (--retries);
  964. NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_FAILED);
  965. out_err:
  966. dev_warn(&adapter->pdev->dev, "firmware init failed\n");
  967. return -EIO;
  968. }
  969. static int
  970. netxen_receive_peg_ready(struct netxen_adapter *adapter)
  971. {
  972. u32 val = 0;
  973. int retries = 2000;
  974. do {
  975. val = NXRD32(adapter, CRB_RCVPEG_STATE);
  976. if (val == PHAN_PEG_RCV_INITIALIZED)
  977. return 0;
  978. msleep(10);
  979. } while (--retries);
  980. if (!retries) {
  981. printk(KERN_ERR "Receive Peg initialization not "
  982. "complete, state: 0x%x.\n", val);
  983. return -EIO;
  984. }
  985. return 0;
  986. }
  987. int netxen_init_firmware(struct netxen_adapter *adapter)
  988. {
  989. int err;
  990. err = netxen_receive_peg_ready(adapter);
  991. if (err)
  992. return err;
  993. NXWR32(adapter, CRB_NIC_CAPABILITIES_HOST, INTR_SCHEME_PERPORT);
  994. NXWR32(adapter, CRB_NIC_MSI_MODE_HOST, MSI_MODE_MULTIFUNC);
  995. NXWR32(adapter, CRB_MPORT_MODE, MPORT_MULTI_FUNCTION_MODE);
  996. NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_ACK);
  997. return err;
  998. }
  999. static void
  1000. netxen_handle_linkevent(struct netxen_adapter *adapter, nx_fw_msg_t *msg)
  1001. {
  1002. u32 cable_OUI;
  1003. u16 cable_len;
  1004. u16 link_speed;
  1005. u8 link_status, module, duplex, autoneg;
  1006. struct net_device *netdev = adapter->netdev;
  1007. adapter->has_link_events = 1;
  1008. cable_OUI = msg->body[1] & 0xffffffff;
  1009. cable_len = (msg->body[1] >> 32) & 0xffff;
  1010. link_speed = (msg->body[1] >> 48) & 0xffff;
  1011. link_status = msg->body[2] & 0xff;
  1012. duplex = (msg->body[2] >> 16) & 0xff;
  1013. autoneg = (msg->body[2] >> 24) & 0xff;
  1014. module = (msg->body[2] >> 8) & 0xff;
  1015. if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLE) {
  1016. printk(KERN_INFO "%s: unsupported cable: OUI 0x%x, length %d\n",
  1017. netdev->name, cable_OUI, cable_len);
  1018. } else if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLELEN) {
  1019. printk(KERN_INFO "%s: unsupported cable length %d\n",
  1020. netdev->name, cable_len);
  1021. }
  1022. netxen_advert_link_change(adapter, link_status);
  1023. /* update link parameters */
  1024. if (duplex == LINKEVENT_FULL_DUPLEX)
  1025. adapter->link_duplex = DUPLEX_FULL;
  1026. else
  1027. adapter->link_duplex = DUPLEX_HALF;
  1028. adapter->module_type = module;
  1029. adapter->link_autoneg = autoneg;
  1030. adapter->link_speed = link_speed;
  1031. }
  1032. static void
  1033. netxen_handle_fw_message(int desc_cnt, int index,
  1034. struct nx_host_sds_ring *sds_ring)
  1035. {
  1036. nx_fw_msg_t msg;
  1037. struct status_desc *desc;
  1038. int i = 0, opcode;
  1039. while (desc_cnt > 0 && i < 8) {
  1040. desc = &sds_ring->desc_head[index];
  1041. msg.words[i++] = le64_to_cpu(desc->status_desc_data[0]);
  1042. msg.words[i++] = le64_to_cpu(desc->status_desc_data[1]);
  1043. index = get_next_index(index, sds_ring->num_desc);
  1044. desc_cnt--;
  1045. }
  1046. opcode = netxen_get_nic_msg_opcode(msg.body[0]);
  1047. switch (opcode) {
  1048. case NX_NIC_C2H_OPCODE_GET_LINKEVENT_RESPONSE:
  1049. netxen_handle_linkevent(sds_ring->adapter, &msg);
  1050. break;
  1051. default:
  1052. break;
  1053. }
  1054. }
  1055. static int
  1056. netxen_alloc_rx_skb(struct netxen_adapter *adapter,
  1057. struct nx_host_rds_ring *rds_ring,
  1058. struct netxen_rx_buffer *buffer)
  1059. {
  1060. struct sk_buff *skb;
  1061. dma_addr_t dma;
  1062. struct pci_dev *pdev = adapter->pdev;
  1063. buffer->skb = dev_alloc_skb(rds_ring->skb_size);
  1064. if (!buffer->skb)
  1065. return 1;
  1066. skb = buffer->skb;
  1067. if (!adapter->ahw.cut_through)
  1068. skb_reserve(skb, 2);
  1069. dma = pci_map_single(pdev, skb->data,
  1070. rds_ring->dma_size, PCI_DMA_FROMDEVICE);
  1071. if (pci_dma_mapping_error(pdev, dma)) {
  1072. dev_kfree_skb_any(skb);
  1073. buffer->skb = NULL;
  1074. return 1;
  1075. }
  1076. buffer->skb = skb;
  1077. buffer->dma = dma;
  1078. buffer->state = NETXEN_BUFFER_BUSY;
  1079. return 0;
  1080. }
  1081. static struct sk_buff *netxen_process_rxbuf(struct netxen_adapter *adapter,
  1082. struct nx_host_rds_ring *rds_ring, u16 index, u16 cksum)
  1083. {
  1084. struct netxen_rx_buffer *buffer;
  1085. struct sk_buff *skb;
  1086. buffer = &rds_ring->rx_buf_arr[index];
  1087. pci_unmap_single(adapter->pdev, buffer->dma, rds_ring->dma_size,
  1088. PCI_DMA_FROMDEVICE);
  1089. skb = buffer->skb;
  1090. if (!skb)
  1091. goto no_skb;
  1092. if (likely(adapter->rx_csum && cksum == STATUS_CKSUM_OK)) {
  1093. adapter->stats.csummed++;
  1094. skb->ip_summed = CHECKSUM_UNNECESSARY;
  1095. } else
  1096. skb->ip_summed = CHECKSUM_NONE;
  1097. skb->dev = adapter->netdev;
  1098. buffer->skb = NULL;
  1099. no_skb:
  1100. buffer->state = NETXEN_BUFFER_FREE;
  1101. return skb;
  1102. }
  1103. static struct netxen_rx_buffer *
  1104. netxen_process_rcv(struct netxen_adapter *adapter,
  1105. struct nx_host_sds_ring *sds_ring,
  1106. int ring, u64 sts_data0)
  1107. {
  1108. struct net_device *netdev = adapter->netdev;
  1109. struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
  1110. struct netxen_rx_buffer *buffer;
  1111. struct sk_buff *skb;
  1112. struct nx_host_rds_ring *rds_ring;
  1113. int index, length, cksum, pkt_offset;
  1114. if (unlikely(ring >= adapter->max_rds_rings))
  1115. return NULL;
  1116. rds_ring = &recv_ctx->rds_rings[ring];
  1117. index = netxen_get_sts_refhandle(sts_data0);
  1118. if (unlikely(index >= rds_ring->num_desc))
  1119. return NULL;
  1120. buffer = &rds_ring->rx_buf_arr[index];
  1121. length = netxen_get_sts_totallength(sts_data0);
  1122. cksum = netxen_get_sts_status(sts_data0);
  1123. pkt_offset = netxen_get_sts_pkt_offset(sts_data0);
  1124. skb = netxen_process_rxbuf(adapter, rds_ring, index, cksum);
  1125. if (!skb)
  1126. return buffer;
  1127. if (length > rds_ring->skb_size)
  1128. skb_put(skb, rds_ring->skb_size);
  1129. else
  1130. skb_put(skb, length);
  1131. if (pkt_offset)
  1132. skb_pull(skb, pkt_offset);
  1133. skb->truesize = skb->len + sizeof(struct sk_buff);
  1134. skb->protocol = eth_type_trans(skb, netdev);
  1135. napi_gro_receive(&sds_ring->napi, skb);
  1136. adapter->stats.rx_pkts++;
  1137. adapter->stats.rxbytes += length;
  1138. return buffer;
  1139. }
  1140. #define TCP_HDR_SIZE 20
  1141. #define TCP_TS_OPTION_SIZE 12
  1142. #define TCP_TS_HDR_SIZE (TCP_HDR_SIZE + TCP_TS_OPTION_SIZE)
  1143. static struct netxen_rx_buffer *
  1144. netxen_process_lro(struct netxen_adapter *adapter,
  1145. struct nx_host_sds_ring *sds_ring,
  1146. int ring, u64 sts_data0, u64 sts_data1)
  1147. {
  1148. struct net_device *netdev = adapter->netdev;
  1149. struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
  1150. struct netxen_rx_buffer *buffer;
  1151. struct sk_buff *skb;
  1152. struct nx_host_rds_ring *rds_ring;
  1153. struct iphdr *iph;
  1154. struct tcphdr *th;
  1155. bool push, timestamp;
  1156. int l2_hdr_offset, l4_hdr_offset;
  1157. int index;
  1158. u16 lro_length, length, data_offset;
  1159. u32 seq_number;
  1160. if (unlikely(ring > adapter->max_rds_rings))
  1161. return NULL;
  1162. rds_ring = &recv_ctx->rds_rings[ring];
  1163. index = netxen_get_lro_sts_refhandle(sts_data0);
  1164. if (unlikely(index > rds_ring->num_desc))
  1165. return NULL;
  1166. buffer = &rds_ring->rx_buf_arr[index];
  1167. timestamp = netxen_get_lro_sts_timestamp(sts_data0);
  1168. lro_length = netxen_get_lro_sts_length(sts_data0);
  1169. l2_hdr_offset = netxen_get_lro_sts_l2_hdr_offset(sts_data0);
  1170. l4_hdr_offset = netxen_get_lro_sts_l4_hdr_offset(sts_data0);
  1171. push = netxen_get_lro_sts_push_flag(sts_data0);
  1172. seq_number = netxen_get_lro_sts_seq_number(sts_data1);
  1173. skb = netxen_process_rxbuf(adapter, rds_ring, index, STATUS_CKSUM_OK);
  1174. if (!skb)
  1175. return buffer;
  1176. if (timestamp)
  1177. data_offset = l4_hdr_offset + TCP_TS_HDR_SIZE;
  1178. else
  1179. data_offset = l4_hdr_offset + TCP_HDR_SIZE;
  1180. skb_put(skb, lro_length + data_offset);
  1181. skb->truesize = skb->len + sizeof(struct sk_buff) + skb_headroom(skb);
  1182. skb_pull(skb, l2_hdr_offset);
  1183. skb->protocol = eth_type_trans(skb, netdev);
  1184. iph = (struct iphdr *)skb->data;
  1185. th = (struct tcphdr *)(skb->data + (iph->ihl << 2));
  1186. length = (iph->ihl << 2) + (th->doff << 2) + lro_length;
  1187. iph->tot_len = htons(length);
  1188. iph->check = 0;
  1189. iph->check = ip_fast_csum((unsigned char *)iph, iph->ihl);
  1190. th->psh = push;
  1191. th->seq = htonl(seq_number);
  1192. length = skb->len;
  1193. netif_receive_skb(skb);
  1194. adapter->stats.lro_pkts++;
  1195. adapter->stats.rxbytes += length;
  1196. return buffer;
  1197. }
  1198. #define netxen_merge_rx_buffers(list, head) \
  1199. do { list_splice_tail_init(list, head); } while (0);
  1200. int
  1201. netxen_process_rcv_ring(struct nx_host_sds_ring *sds_ring, int max)
  1202. {
  1203. struct netxen_adapter *adapter = sds_ring->adapter;
  1204. struct list_head *cur;
  1205. struct status_desc *desc;
  1206. struct netxen_rx_buffer *rxbuf;
  1207. u32 consumer = sds_ring->consumer;
  1208. int count = 0;
  1209. u64 sts_data0, sts_data1;
  1210. int opcode, ring = 0, desc_cnt;
  1211. while (count < max) {
  1212. desc = &sds_ring->desc_head[consumer];
  1213. sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
  1214. if (!(sts_data0 & STATUS_OWNER_HOST))
  1215. break;
  1216. desc_cnt = netxen_get_sts_desc_cnt(sts_data0);
  1217. opcode = netxen_get_sts_opcode(sts_data0);
  1218. switch (opcode) {
  1219. case NETXEN_NIC_RXPKT_DESC:
  1220. case NETXEN_OLD_RXPKT_DESC:
  1221. case NETXEN_NIC_SYN_OFFLOAD:
  1222. ring = netxen_get_sts_type(sts_data0);
  1223. rxbuf = netxen_process_rcv(adapter, sds_ring,
  1224. ring, sts_data0);
  1225. break;
  1226. case NETXEN_NIC_LRO_DESC:
  1227. ring = netxen_get_lro_sts_type(sts_data0);
  1228. sts_data1 = le64_to_cpu(desc->status_desc_data[1]);
  1229. rxbuf = netxen_process_lro(adapter, sds_ring,
  1230. ring, sts_data0, sts_data1);
  1231. break;
  1232. case NETXEN_NIC_RESPONSE_DESC:
  1233. netxen_handle_fw_message(desc_cnt, consumer, sds_ring);
  1234. default:
  1235. goto skip;
  1236. }
  1237. WARN_ON(desc_cnt > 1);
  1238. if (rxbuf)
  1239. list_add_tail(&rxbuf->list, &sds_ring->free_list[ring]);
  1240. skip:
  1241. for (; desc_cnt > 0; desc_cnt--) {
  1242. desc = &sds_ring->desc_head[consumer];
  1243. desc->status_desc_data[0] =
  1244. cpu_to_le64(STATUS_OWNER_PHANTOM);
  1245. consumer = get_next_index(consumer, sds_ring->num_desc);
  1246. }
  1247. count++;
  1248. }
  1249. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  1250. struct nx_host_rds_ring *rds_ring =
  1251. &adapter->recv_ctx.rds_rings[ring];
  1252. if (!list_empty(&sds_ring->free_list[ring])) {
  1253. list_for_each(cur, &sds_ring->free_list[ring]) {
  1254. rxbuf = list_entry(cur,
  1255. struct netxen_rx_buffer, list);
  1256. netxen_alloc_rx_skb(adapter, rds_ring, rxbuf);
  1257. }
  1258. spin_lock(&rds_ring->lock);
  1259. netxen_merge_rx_buffers(&sds_ring->free_list[ring],
  1260. &rds_ring->free_list);
  1261. spin_unlock(&rds_ring->lock);
  1262. }
  1263. netxen_post_rx_buffers_nodb(adapter, rds_ring);
  1264. }
  1265. if (count) {
  1266. sds_ring->consumer = consumer;
  1267. NXWRIO(adapter, sds_ring->crb_sts_consumer, consumer);
  1268. }
  1269. return count;
  1270. }
  1271. /* Process Command status ring */
  1272. int netxen_process_cmd_ring(struct netxen_adapter *adapter)
  1273. {
  1274. u32 sw_consumer, hw_consumer;
  1275. int count = 0, i;
  1276. struct netxen_cmd_buffer *buffer;
  1277. struct pci_dev *pdev = adapter->pdev;
  1278. struct net_device *netdev = adapter->netdev;
  1279. struct netxen_skb_frag *frag;
  1280. int done = 0;
  1281. struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
  1282. if (!spin_trylock(&adapter->tx_clean_lock))
  1283. return 1;
  1284. sw_consumer = tx_ring->sw_consumer;
  1285. hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
  1286. while (sw_consumer != hw_consumer) {
  1287. buffer = &tx_ring->cmd_buf_arr[sw_consumer];
  1288. if (buffer->skb) {
  1289. frag = &buffer->frag_array[0];
  1290. pci_unmap_single(pdev, frag->dma, frag->length,
  1291. PCI_DMA_TODEVICE);
  1292. frag->dma = 0ULL;
  1293. for (i = 1; i < buffer->frag_count; i++) {
  1294. frag++; /* Get the next frag */
  1295. pci_unmap_page(pdev, frag->dma, frag->length,
  1296. PCI_DMA_TODEVICE);
  1297. frag->dma = 0ULL;
  1298. }
  1299. adapter->stats.xmitfinished++;
  1300. dev_kfree_skb_any(buffer->skb);
  1301. buffer->skb = NULL;
  1302. }
  1303. sw_consumer = get_next_index(sw_consumer, tx_ring->num_desc);
  1304. if (++count >= MAX_STATUS_HANDLE)
  1305. break;
  1306. }
  1307. if (count && netif_running(netdev)) {
  1308. tx_ring->sw_consumer = sw_consumer;
  1309. smp_mb();
  1310. if (netif_queue_stopped(netdev) && netif_carrier_ok(netdev)) {
  1311. __netif_tx_lock(tx_ring->txq, smp_processor_id());
  1312. if (netxen_tx_avail(tx_ring) > TX_STOP_THRESH) {
  1313. netif_wake_queue(netdev);
  1314. adapter->tx_timeo_cnt = 0;
  1315. }
  1316. __netif_tx_unlock(tx_ring->txq);
  1317. }
  1318. }
  1319. /*
  1320. * If everything is freed up to consumer then check if the ring is full
  1321. * If the ring is full then check if more needs to be freed and
  1322. * schedule the call back again.
  1323. *
  1324. * This happens when there are 2 CPUs. One could be freeing and the
  1325. * other filling it. If the ring is full when we get out of here and
  1326. * the card has already interrupted the host then the host can miss the
  1327. * interrupt.
  1328. *
  1329. * There is still a possible race condition and the host could miss an
  1330. * interrupt. The card has to take care of this.
  1331. */
  1332. hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
  1333. done = (sw_consumer == hw_consumer);
  1334. spin_unlock(&adapter->tx_clean_lock);
  1335. return (done);
  1336. }
  1337. void
  1338. netxen_post_rx_buffers(struct netxen_adapter *adapter, u32 ringid,
  1339. struct nx_host_rds_ring *rds_ring)
  1340. {
  1341. struct rcv_desc *pdesc;
  1342. struct netxen_rx_buffer *buffer;
  1343. int producer, count = 0;
  1344. netxen_ctx_msg msg = 0;
  1345. struct list_head *head;
  1346. producer = rds_ring->producer;
  1347. spin_lock(&rds_ring->lock);
  1348. head = &rds_ring->free_list;
  1349. while (!list_empty(head)) {
  1350. buffer = list_entry(head->next, struct netxen_rx_buffer, list);
  1351. if (!buffer->skb) {
  1352. if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
  1353. break;
  1354. }
  1355. count++;
  1356. list_del(&buffer->list);
  1357. /* make a rcv descriptor */
  1358. pdesc = &rds_ring->desc_head[producer];
  1359. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1360. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1361. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1362. producer = get_next_index(producer, rds_ring->num_desc);
  1363. }
  1364. spin_unlock(&rds_ring->lock);
  1365. if (count) {
  1366. rds_ring->producer = producer;
  1367. NXWRIO(adapter, rds_ring->crb_rcv_producer,
  1368. (producer-1) & (rds_ring->num_desc-1));
  1369. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  1370. /*
  1371. * Write a doorbell msg to tell phanmon of change in
  1372. * receive ring producer
  1373. * Only for firmware version < 4.0.0
  1374. */
  1375. netxen_set_msg_peg_id(msg, NETXEN_RCV_PEG_DB_ID);
  1376. netxen_set_msg_privid(msg);
  1377. netxen_set_msg_count(msg,
  1378. ((producer - 1) &
  1379. (rds_ring->num_desc - 1)));
  1380. netxen_set_msg_ctxid(msg, adapter->portnum);
  1381. netxen_set_msg_opcode(msg, NETXEN_RCV_PRODUCER(ringid));
  1382. NXWRIO(adapter, DB_NORMALIZE(adapter,
  1383. NETXEN_RCV_PRODUCER_OFFSET), msg);
  1384. }
  1385. }
  1386. }
  1387. static void
  1388. netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  1389. struct nx_host_rds_ring *rds_ring)
  1390. {
  1391. struct rcv_desc *pdesc;
  1392. struct netxen_rx_buffer *buffer;
  1393. int producer, count = 0;
  1394. struct list_head *head;
  1395. producer = rds_ring->producer;
  1396. if (!spin_trylock(&rds_ring->lock))
  1397. return;
  1398. head = &rds_ring->free_list;
  1399. while (!list_empty(head)) {
  1400. buffer = list_entry(head->next, struct netxen_rx_buffer, list);
  1401. if (!buffer->skb) {
  1402. if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
  1403. break;
  1404. }
  1405. count++;
  1406. list_del(&buffer->list);
  1407. /* make a rcv descriptor */
  1408. pdesc = &rds_ring->desc_head[producer];
  1409. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1410. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1411. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1412. producer = get_next_index(producer, rds_ring->num_desc);
  1413. }
  1414. if (count) {
  1415. rds_ring->producer = producer;
  1416. NXWRIO(adapter, rds_ring->crb_rcv_producer,
  1417. (producer - 1) & (rds_ring->num_desc - 1));
  1418. }
  1419. spin_unlock(&rds_ring->lock);
  1420. }
  1421. void netxen_nic_clear_stats(struct netxen_adapter *adapter)
  1422. {
  1423. memset(&adapter->stats, 0, sizeof(adapter->stats));
  1424. return;
  1425. }