qlcnic_hw.h 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161
  1. #ifndef __QLCNIC_HW_H
  2. #define __QLCNIC_HW_H
  3. /* Common registers in 83xx and 82xx */
  4. enum qlcnic_regs {
  5. QLCNIC_PEG_HALT_STATUS1 = 0,
  6. QLCNIC_PEG_HALT_STATUS2,
  7. QLCNIC_PEG_ALIVE_COUNTER,
  8. QLCNIC_FLASH_LOCK_OWNER,
  9. QLCNIC_FW_CAPABILITIES,
  10. QLCNIC_CRB_DRV_ACTIVE,
  11. QLCNIC_CRB_DEV_STATE,
  12. QLCNIC_CRB_DRV_STATE,
  13. QLCNIC_CRB_DRV_SCRATCH,
  14. QLCNIC_CRB_DEV_PARTITION_INFO,
  15. QLCNIC_CRB_DRV_IDC_VER,
  16. QLCNIC_FW_VERSION_MAJOR,
  17. QLCNIC_FW_VERSION_MINOR,
  18. QLCNIC_FW_VERSION_SUB,
  19. QLCNIC_CRB_DEV_NPAR_STATE,
  20. QLCNIC_FW_IMG_VALID,
  21. QLCNIC_CMDPEG_STATE,
  22. QLCNIC_RCVPEG_STATE,
  23. QLCNIC_ASIC_TEMP,
  24. QLCNIC_FW_API,
  25. QLCNIC_DRV_OP_MODE,
  26. QLCNIC_FLASH_LOCK,
  27. QLCNIC_FLASH_UNLOCK,
  28. };
  29. #define QLCNIC_CMD_CONFIGURE_IP_ADDR 0x1
  30. #define QLCNIC_CMD_CONFIG_INTRPT 0x2
  31. #define QLCNIC_CMD_CREATE_RX_CTX 0x7
  32. #define QLCNIC_CMD_DESTROY_RX_CTX 0x8
  33. #define QLCNIC_CMD_CREATE_TX_CTX 0x9
  34. #define QLCNIC_CMD_DESTROY_TX_CTX 0xa
  35. #define QLCNIC_CMD_CONFIGURE_LRO 0xC
  36. #define QLCNIC_CMD_CONFIGURE_MAC_LEARNING 0xD
  37. #define QLCNIC_CMD_GET_STATISTICS 0xF
  38. #define QLCNIC_CMD_INTRPT_TEST 0x11
  39. #define QLCNIC_CMD_SET_MTU 0x12
  40. #define QLCNIC_CMD_READ_PHY 0x13
  41. #define QLCNIC_CMD_WRITE_PHY 0x14
  42. #define QLCNIC_CMD_READ_HW_REG 0x15
  43. #define QLCNIC_CMD_GET_FLOW_CTL 0x16
  44. #define QLCNIC_CMD_SET_FLOW_CTL 0x17
  45. #define QLCNIC_CMD_READ_MAX_MTU 0x18
  46. #define QLCNIC_CMD_READ_MAX_LRO 0x19
  47. #define QLCNIC_CMD_MAC_ADDRESS 0x1f
  48. #define QLCNIC_CMD_GET_PCI_INFO 0x20
  49. #define QLCNIC_CMD_GET_NIC_INFO 0x21
  50. #define QLCNIC_CMD_SET_NIC_INFO 0x22
  51. #define QLCNIC_CMD_GET_ESWITCH_CAPABILITY 0x24
  52. #define QLCNIC_CMD_TOGGLE_ESWITCH 0x25
  53. #define QLCNIC_CMD_GET_ESWITCH_STATUS 0x26
  54. #define QLCNIC_CMD_SET_PORTMIRRORING 0x27
  55. #define QLCNIC_CMD_CONFIGURE_ESWITCH 0x28
  56. #define QLCNIC_CMD_GET_ESWITCH_PORT_CONFIG 0x29
  57. #define QLCNIC_CMD_GET_ESWITCH_STATS 0x2a
  58. #define QLCNIC_CMD_CONFIG_PORT 0x2e
  59. #define QLCNIC_CMD_TEMP_SIZE 0x2f
  60. #define QLCNIC_CMD_GET_TEMP_HDR 0x30
  61. #define QLCNIC_CMD_GET_MAC_STATS 0x37
  62. #define QLCNIC_CMD_SET_DRV_VER 0x38
  63. #define QLCNIC_CMD_CONFIGURE_RSS 0x41
  64. #define QLCNIC_CMD_CONFIG_INTR_COAL 0x43
  65. #define QLCNIC_CMD_CONFIGURE_LED 0x44
  66. #define QLCNIC_CMD_CONFIG_MAC_VLAN 0x45
  67. #define QLCNIC_CMD_GET_LINK_EVENT 0x48
  68. #define QLCNIC_CMD_CONFIGURE_MAC_RX_MODE 0x49
  69. #define QLCNIC_CMD_CONFIGURE_HW_LRO 0x4A
  70. #define QLCNIC_CMD_INIT_NIC_FUNC 0x60
  71. #define QLCNIC_CMD_STOP_NIC_FUNC 0x61
  72. #define QLCNIC_CMD_IDC_ACK 0x63
  73. #define QLCNIC_CMD_SET_PORT_CONFIG 0x66
  74. #define QLCNIC_CMD_GET_PORT_CONFIG 0x67
  75. #define QLCNIC_CMD_GET_LINK_STATUS 0x68
  76. #define QLCNIC_CMD_SET_LED_CONFIG 0x69
  77. #define QLCNIC_CMD_GET_LED_CONFIG 0x6A
  78. #define QLCNIC_INTRPT_INTX 1
  79. #define QLCNIC_INTRPT_MSIX 3
  80. #define QLCNIC_INTRPT_ADD 1
  81. #define QLCNIC_INTRPT_DEL 2
  82. #define QLCNIC_GET_CURRENT_MAC 1
  83. #define QLCNIC_SET_STATION_MAC 2
  84. #define QLCNIC_GET_DEFAULT_MAC 3
  85. #define QLCNIC_GET_FAC_DEF_MAC 4
  86. #define QLCNIC_SET_FAC_DEF_MAC 5
  87. #define QLCNIC_MBX_LINK_EVENT 0x8001
  88. #define QLCNIC_MBX_COMP_EVENT 0x8100
  89. #define QLCNIC_MBX_REQUEST_EVENT 0x8101
  90. #define QLCNIC_MBX_TIME_EXTEND_EVENT 0x8102
  91. #define QLCNIC_MBX_SFP_INSERT_EVENT 0x8130
  92. #define QLCNIC_MBX_SFP_REMOVE_EVENT 0x8131
  93. struct qlcnic_mailbox_metadata {
  94. u32 cmd;
  95. u32 in_args;
  96. u32 out_args;
  97. };
  98. #define QLCNIC_MBX_RSP_OK 1
  99. #define QLCNIC_MBX_PORT_RSP_OK 0x1a
  100. struct qlcnic_pci_info;
  101. struct qlcnic_info;
  102. struct qlcnic_cmd_args;
  103. struct ethtool_stats;
  104. struct pci_device_id;
  105. struct qlcnic_host_sds_ring;
  106. struct qlcnic_host_tx_ring;
  107. struct qlcnic_host_tx_ring;
  108. struct qlcnic_hardware_context;
  109. struct qlcnic_adapter;
  110. int qlcnic_82xx_start_firmware(struct qlcnic_adapter *);
  111. int qlcnic_82xx_hw_read_wx_2M(struct qlcnic_adapter *adapter, ulong);
  112. int qlcnic_82xx_hw_write_wx_2M(struct qlcnic_adapter *, ulong, u32);
  113. int qlcnic_82xx_config_hw_lro(struct qlcnic_adapter *adapter, int);
  114. int qlcnic_82xx_nic_set_promisc(struct qlcnic_adapter *adapter, u32);
  115. int qlcnic_82xx_napi_add(struct qlcnic_adapter *adapter,
  116. struct net_device *netdev);
  117. void qlcnic_82xx_change_filter(struct qlcnic_adapter *adapter,
  118. u64 *uaddr, __le16 vlan_id);
  119. void qlcnic_82xx_config_intr_coalesce(struct qlcnic_adapter *adapter);
  120. int qlcnic_82xx_config_rss(struct qlcnic_adapter *adapter, int);
  121. void qlcnic_82xx_config_ipaddr(struct qlcnic_adapter *adapter,
  122. __be32, int);
  123. int qlcnic_82xx_linkevent_request(struct qlcnic_adapter *adapter, int);
  124. void qlcnic_82xx_process_rcv_ring_diag(struct qlcnic_host_sds_ring *sds_ring);
  125. int qlcnic_82xx_clear_lb_mode(struct qlcnic_adapter *adapter, u8);
  126. int qlcnic_82xx_set_lb_mode(struct qlcnic_adapter *, u8);
  127. void qlcnic_82xx_write_crb(struct qlcnic_adapter *, char *, loff_t, size_t);
  128. void qlcnic_82xx_read_crb(struct qlcnic_adapter *, char *, loff_t, size_t);
  129. void qlcnic_82xx_dev_request_reset(struct qlcnic_adapter *, u32);
  130. int qlcnic_82xx_setup_intr(struct qlcnic_adapter *, u8);
  131. irqreturn_t qlcnic_82xx_clear_legacy_intr(struct qlcnic_adapter *);
  132. int qlcnic_82xx_issue_cmd(struct qlcnic_adapter *adapter,
  133. struct qlcnic_cmd_args *);
  134. int qlcnic_82xx_fw_cmd_create_rx_ctx(struct qlcnic_adapter *);
  135. int qlcnic_82xx_fw_cmd_create_tx_ctx(struct qlcnic_adapter *,
  136. struct qlcnic_host_tx_ring *tx_ring, int);
  137. int qlcnic_82xx_sre_macaddr_change(struct qlcnic_adapter *, u8 *, __le16, u8);
  138. int qlcnic_82xx_get_mac_address(struct qlcnic_adapter *, u8*);
  139. int qlcnic_82xx_get_nic_info(struct qlcnic_adapter *, struct qlcnic_info *, u8);
  140. int qlcnic_82xx_set_nic_info(struct qlcnic_adapter *, struct qlcnic_info *);
  141. int qlcnic_82xx_get_pci_info(struct qlcnic_adapter *, struct qlcnic_pci_info*);
  142. int qlcnic_82xx_alloc_mbx_args(struct qlcnic_cmd_args *,
  143. struct qlcnic_adapter *, u32);
  144. int qlcnic_82xx_hw_write_wx_2M(struct qlcnic_adapter *, ulong, u32);
  145. int qlcnic_82xx_get_board_info(struct qlcnic_adapter *);
  146. int qlcnic_82xx_config_led(struct qlcnic_adapter *, u32, u32);
  147. void qlcnic_82xx_get_func_no(struct qlcnic_adapter *);
  148. int qlcnic_82xx_api_lock(struct qlcnic_adapter *);
  149. void qlcnic_82xx_api_unlock(struct qlcnic_adapter *);
  150. void qlcnic_82xx_napi_enable(struct qlcnic_adapter *);
  151. void qlcnic_82xx_napi_disable(struct qlcnic_adapter *);
  152. #endif /* __QLCNIC_HW_H_ */