netxen_nic_init.c 38 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563
  1. /*
  2. * Copyright (C) 2003 - 2009 NetXen, Inc.
  3. * Copyright (C) 2009 - QLogic Corporation.
  4. * All rights reserved.
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * as published by the Free Software Foundation; either version 2
  9. * of the License, or (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful, but
  12. * WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place - Suite 330, Boston,
  19. * MA 02111-1307, USA.
  20. *
  21. * The full GNU General Public License is included in this distribution
  22. * in the file called LICENSE.
  23. *
  24. */
  25. #include <linux/netdevice.h>
  26. #include <linux/delay.h>
  27. #include "netxen_nic.h"
  28. #include "netxen_nic_hw.h"
  29. struct crb_addr_pair {
  30. u32 addr;
  31. u32 data;
  32. };
  33. #define NETXEN_MAX_CRB_XFORM 60
  34. static unsigned int crb_addr_xform[NETXEN_MAX_CRB_XFORM];
  35. #define NETXEN_ADDR_ERROR (0xffffffff)
  36. #define crb_addr_transform(name) \
  37. crb_addr_xform[NETXEN_HW_PX_MAP_CRB_##name] = \
  38. NETXEN_HW_CRB_HUB_AGT_ADR_##name << 20
  39. #define NETXEN_NIC_XDMA_RESET 0x8000ff
  40. static void
  41. netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  42. struct nx_host_rds_ring *rds_ring);
  43. static void crb_addr_transform_setup(void)
  44. {
  45. crb_addr_transform(XDMA);
  46. crb_addr_transform(TIMR);
  47. crb_addr_transform(SRE);
  48. crb_addr_transform(SQN3);
  49. crb_addr_transform(SQN2);
  50. crb_addr_transform(SQN1);
  51. crb_addr_transform(SQN0);
  52. crb_addr_transform(SQS3);
  53. crb_addr_transform(SQS2);
  54. crb_addr_transform(SQS1);
  55. crb_addr_transform(SQS0);
  56. crb_addr_transform(RPMX7);
  57. crb_addr_transform(RPMX6);
  58. crb_addr_transform(RPMX5);
  59. crb_addr_transform(RPMX4);
  60. crb_addr_transform(RPMX3);
  61. crb_addr_transform(RPMX2);
  62. crb_addr_transform(RPMX1);
  63. crb_addr_transform(RPMX0);
  64. crb_addr_transform(ROMUSB);
  65. crb_addr_transform(SN);
  66. crb_addr_transform(QMN);
  67. crb_addr_transform(QMS);
  68. crb_addr_transform(PGNI);
  69. crb_addr_transform(PGND);
  70. crb_addr_transform(PGN3);
  71. crb_addr_transform(PGN2);
  72. crb_addr_transform(PGN1);
  73. crb_addr_transform(PGN0);
  74. crb_addr_transform(PGSI);
  75. crb_addr_transform(PGSD);
  76. crb_addr_transform(PGS3);
  77. crb_addr_transform(PGS2);
  78. crb_addr_transform(PGS1);
  79. crb_addr_transform(PGS0);
  80. crb_addr_transform(PS);
  81. crb_addr_transform(PH);
  82. crb_addr_transform(NIU);
  83. crb_addr_transform(I2Q);
  84. crb_addr_transform(EG);
  85. crb_addr_transform(MN);
  86. crb_addr_transform(MS);
  87. crb_addr_transform(CAS2);
  88. crb_addr_transform(CAS1);
  89. crb_addr_transform(CAS0);
  90. crb_addr_transform(CAM);
  91. crb_addr_transform(C2C1);
  92. crb_addr_transform(C2C0);
  93. crb_addr_transform(SMB);
  94. crb_addr_transform(OCM0);
  95. crb_addr_transform(I2C0);
  96. }
  97. void netxen_release_rx_buffers(struct netxen_adapter *adapter)
  98. {
  99. struct netxen_recv_context *recv_ctx;
  100. struct nx_host_rds_ring *rds_ring;
  101. struct netxen_rx_buffer *rx_buf;
  102. int i, ring;
  103. recv_ctx = &adapter->recv_ctx;
  104. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  105. rds_ring = &recv_ctx->rds_rings[ring];
  106. for (i = 0; i < rds_ring->num_desc; ++i) {
  107. rx_buf = &(rds_ring->rx_buf_arr[i]);
  108. if (rx_buf->state == NETXEN_BUFFER_FREE)
  109. continue;
  110. pci_unmap_single(adapter->pdev,
  111. rx_buf->dma,
  112. rds_ring->dma_size,
  113. PCI_DMA_FROMDEVICE);
  114. if (rx_buf->skb != NULL)
  115. dev_kfree_skb_any(rx_buf->skb);
  116. }
  117. }
  118. }
  119. void netxen_release_tx_buffers(struct netxen_adapter *adapter)
  120. {
  121. struct netxen_cmd_buffer *cmd_buf;
  122. struct netxen_skb_frag *buffrag;
  123. int i, j;
  124. struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
  125. cmd_buf = tx_ring->cmd_buf_arr;
  126. for (i = 0; i < tx_ring->num_desc; i++) {
  127. buffrag = cmd_buf->frag_array;
  128. if (buffrag->dma) {
  129. pci_unmap_single(adapter->pdev, buffrag->dma,
  130. buffrag->length, PCI_DMA_TODEVICE);
  131. buffrag->dma = 0ULL;
  132. }
  133. for (j = 0; j < cmd_buf->frag_count; j++) {
  134. buffrag++;
  135. if (buffrag->dma) {
  136. pci_unmap_page(adapter->pdev, buffrag->dma,
  137. buffrag->length,
  138. PCI_DMA_TODEVICE);
  139. buffrag->dma = 0ULL;
  140. }
  141. }
  142. if (cmd_buf->skb) {
  143. dev_kfree_skb_any(cmd_buf->skb);
  144. cmd_buf->skb = NULL;
  145. }
  146. cmd_buf++;
  147. }
  148. }
  149. void netxen_free_sw_resources(struct netxen_adapter *adapter)
  150. {
  151. struct netxen_recv_context *recv_ctx;
  152. struct nx_host_rds_ring *rds_ring;
  153. struct nx_host_tx_ring *tx_ring;
  154. int ring;
  155. recv_ctx = &adapter->recv_ctx;
  156. if (recv_ctx->rds_rings == NULL)
  157. goto skip_rds;
  158. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  159. rds_ring = &recv_ctx->rds_rings[ring];
  160. vfree(rds_ring->rx_buf_arr);
  161. rds_ring->rx_buf_arr = NULL;
  162. }
  163. kfree(recv_ctx->rds_rings);
  164. skip_rds:
  165. if (adapter->tx_ring == NULL)
  166. return;
  167. tx_ring = adapter->tx_ring;
  168. vfree(tx_ring->cmd_buf_arr);
  169. }
  170. int netxen_alloc_sw_resources(struct netxen_adapter *adapter)
  171. {
  172. struct netxen_recv_context *recv_ctx;
  173. struct nx_host_rds_ring *rds_ring;
  174. struct nx_host_sds_ring *sds_ring;
  175. struct nx_host_tx_ring *tx_ring;
  176. struct netxen_rx_buffer *rx_buf;
  177. int ring, i, size;
  178. struct netxen_cmd_buffer *cmd_buf_arr;
  179. struct net_device *netdev = adapter->netdev;
  180. struct pci_dev *pdev = adapter->pdev;
  181. size = sizeof(struct nx_host_tx_ring);
  182. tx_ring = kzalloc(size, GFP_KERNEL);
  183. if (tx_ring == NULL) {
  184. dev_err(&pdev->dev, "%s: failed to allocate tx ring struct\n",
  185. netdev->name);
  186. return -ENOMEM;
  187. }
  188. adapter->tx_ring = tx_ring;
  189. tx_ring->num_desc = adapter->num_txd;
  190. tx_ring->txq = netdev_get_tx_queue(netdev, 0);
  191. cmd_buf_arr = vmalloc(TX_BUFF_RINGSIZE(tx_ring));
  192. if (cmd_buf_arr == NULL) {
  193. dev_err(&pdev->dev, "%s: failed to allocate cmd buffer ring\n",
  194. netdev->name);
  195. return -ENOMEM;
  196. }
  197. memset(cmd_buf_arr, 0, TX_BUFF_RINGSIZE(tx_ring));
  198. tx_ring->cmd_buf_arr = cmd_buf_arr;
  199. recv_ctx = &adapter->recv_ctx;
  200. size = adapter->max_rds_rings * sizeof (struct nx_host_rds_ring);
  201. rds_ring = kzalloc(size, GFP_KERNEL);
  202. if (rds_ring == NULL) {
  203. dev_err(&pdev->dev, "%s: failed to allocate rds ring struct\n",
  204. netdev->name);
  205. return -ENOMEM;
  206. }
  207. recv_ctx->rds_rings = rds_ring;
  208. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  209. rds_ring = &recv_ctx->rds_rings[ring];
  210. switch (ring) {
  211. case RCV_RING_NORMAL:
  212. rds_ring->num_desc = adapter->num_rxd;
  213. if (adapter->ahw.cut_through) {
  214. rds_ring->dma_size =
  215. NX_CT_DEFAULT_RX_BUF_LEN;
  216. rds_ring->skb_size =
  217. NX_CT_DEFAULT_RX_BUF_LEN;
  218. } else {
  219. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  220. rds_ring->dma_size =
  221. NX_P3_RX_BUF_MAX_LEN;
  222. else
  223. rds_ring->dma_size =
  224. NX_P2_RX_BUF_MAX_LEN;
  225. rds_ring->skb_size =
  226. rds_ring->dma_size + NET_IP_ALIGN;
  227. }
  228. break;
  229. case RCV_RING_JUMBO:
  230. rds_ring->num_desc = adapter->num_jumbo_rxd;
  231. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  232. rds_ring->dma_size =
  233. NX_P3_RX_JUMBO_BUF_MAX_LEN;
  234. else
  235. rds_ring->dma_size =
  236. NX_P2_RX_JUMBO_BUF_MAX_LEN;
  237. if (adapter->capabilities & NX_CAP0_HW_LRO)
  238. rds_ring->dma_size += NX_LRO_BUFFER_EXTRA;
  239. rds_ring->skb_size =
  240. rds_ring->dma_size + NET_IP_ALIGN;
  241. break;
  242. case RCV_RING_LRO:
  243. rds_ring->num_desc = adapter->num_lro_rxd;
  244. rds_ring->dma_size = NX_RX_LRO_BUFFER_LENGTH;
  245. rds_ring->skb_size = rds_ring->dma_size + NET_IP_ALIGN;
  246. break;
  247. }
  248. rds_ring->rx_buf_arr = (struct netxen_rx_buffer *)
  249. vmalloc(RCV_BUFF_RINGSIZE(rds_ring));
  250. if (rds_ring->rx_buf_arr == NULL) {
  251. printk(KERN_ERR "%s: Failed to allocate "
  252. "rx buffer ring %d\n",
  253. netdev->name, ring);
  254. /* free whatever was already allocated */
  255. goto err_out;
  256. }
  257. memset(rds_ring->rx_buf_arr, 0, RCV_BUFF_RINGSIZE(rds_ring));
  258. INIT_LIST_HEAD(&rds_ring->free_list);
  259. /*
  260. * Now go through all of them, set reference handles
  261. * and put them in the queues.
  262. */
  263. rx_buf = rds_ring->rx_buf_arr;
  264. for (i = 0; i < rds_ring->num_desc; i++) {
  265. list_add_tail(&rx_buf->list,
  266. &rds_ring->free_list);
  267. rx_buf->ref_handle = i;
  268. rx_buf->state = NETXEN_BUFFER_FREE;
  269. rx_buf++;
  270. }
  271. spin_lock_init(&rds_ring->lock);
  272. }
  273. for (ring = 0; ring < adapter->max_sds_rings; ring++) {
  274. sds_ring = &recv_ctx->sds_rings[ring];
  275. sds_ring->irq = adapter->msix_entries[ring].vector;
  276. sds_ring->adapter = adapter;
  277. sds_ring->num_desc = adapter->num_rxd;
  278. for (i = 0; i < NUM_RCV_DESC_RINGS; i++)
  279. INIT_LIST_HEAD(&sds_ring->free_list[i]);
  280. }
  281. return 0;
  282. err_out:
  283. netxen_free_sw_resources(adapter);
  284. return -ENOMEM;
  285. }
  286. /*
  287. * netxen_decode_crb_addr(0 - utility to translate from internal Phantom CRB
  288. * address to external PCI CRB address.
  289. */
  290. static u32 netxen_decode_crb_addr(u32 addr)
  291. {
  292. int i;
  293. u32 base_addr, offset, pci_base;
  294. crb_addr_transform_setup();
  295. pci_base = NETXEN_ADDR_ERROR;
  296. base_addr = addr & 0xfff00000;
  297. offset = addr & 0x000fffff;
  298. for (i = 0; i < NETXEN_MAX_CRB_XFORM; i++) {
  299. if (crb_addr_xform[i] == base_addr) {
  300. pci_base = i << 20;
  301. break;
  302. }
  303. }
  304. if (pci_base == NETXEN_ADDR_ERROR)
  305. return pci_base;
  306. else
  307. return (pci_base + offset);
  308. }
  309. #define NETXEN_MAX_ROM_WAIT_USEC 100
  310. static int netxen_wait_rom_done(struct netxen_adapter *adapter)
  311. {
  312. long timeout = 0;
  313. long done = 0;
  314. cond_resched();
  315. while (done == 0) {
  316. done = NXRD32(adapter, NETXEN_ROMUSB_GLB_STATUS);
  317. done &= 2;
  318. if (++timeout >= NETXEN_MAX_ROM_WAIT_USEC) {
  319. dev_err(&adapter->pdev->dev,
  320. "Timeout reached waiting for rom done");
  321. return -EIO;
  322. }
  323. udelay(1);
  324. }
  325. return 0;
  326. }
  327. static int do_rom_fast_read(struct netxen_adapter *adapter,
  328. int addr, int *valp)
  329. {
  330. NXWR32(adapter, NETXEN_ROMUSB_ROM_ADDRESS, addr);
  331. NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  332. NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 3);
  333. NXWR32(adapter, NETXEN_ROMUSB_ROM_INSTR_OPCODE, 0xb);
  334. if (netxen_wait_rom_done(adapter)) {
  335. printk("Error waiting for rom done\n");
  336. return -EIO;
  337. }
  338. /* reset abyte_cnt and dummy_byte_cnt */
  339. NXWR32(adapter, NETXEN_ROMUSB_ROM_ABYTE_CNT, 0);
  340. udelay(10);
  341. NXWR32(adapter, NETXEN_ROMUSB_ROM_DUMMY_BYTE_CNT, 0);
  342. *valp = NXRD32(adapter, NETXEN_ROMUSB_ROM_RDATA);
  343. return 0;
  344. }
  345. static int do_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  346. u8 *bytes, size_t size)
  347. {
  348. int addridx;
  349. int ret = 0;
  350. for (addridx = addr; addridx < (addr + size); addridx += 4) {
  351. int v;
  352. ret = do_rom_fast_read(adapter, addridx, &v);
  353. if (ret != 0)
  354. break;
  355. *(__le32 *)bytes = cpu_to_le32(v);
  356. bytes += 4;
  357. }
  358. return ret;
  359. }
  360. int
  361. netxen_rom_fast_read_words(struct netxen_adapter *adapter, int addr,
  362. u8 *bytes, size_t size)
  363. {
  364. int ret;
  365. ret = netxen_rom_lock(adapter);
  366. if (ret < 0)
  367. return ret;
  368. ret = do_rom_fast_read_words(adapter, addr, bytes, size);
  369. netxen_rom_unlock(adapter);
  370. return ret;
  371. }
  372. int netxen_rom_fast_read(struct netxen_adapter *adapter, int addr, int *valp)
  373. {
  374. int ret;
  375. if (netxen_rom_lock(adapter) != 0)
  376. return -EIO;
  377. ret = do_rom_fast_read(adapter, addr, valp);
  378. netxen_rom_unlock(adapter);
  379. return ret;
  380. }
  381. #define NETXEN_BOARDTYPE 0x4008
  382. #define NETXEN_BOARDNUM 0x400c
  383. #define NETXEN_CHIPNUM 0x4010
  384. int netxen_pinit_from_rom(struct netxen_adapter *adapter)
  385. {
  386. int addr, val;
  387. int i, n, init_delay = 0;
  388. struct crb_addr_pair *buf;
  389. unsigned offset;
  390. u32 off;
  391. /* resetall */
  392. netxen_rom_lock(adapter);
  393. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0xffffffff);
  394. netxen_rom_unlock(adapter);
  395. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  396. if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
  397. (n != 0xcafecafe) ||
  398. netxen_rom_fast_read(adapter, 4, &n) != 0) {
  399. printk(KERN_ERR "%s: ERROR Reading crb_init area: "
  400. "n: %08x\n", netxen_nic_driver_name, n);
  401. return -EIO;
  402. }
  403. offset = n & 0xffffU;
  404. n = (n >> 16) & 0xffffU;
  405. } else {
  406. if (netxen_rom_fast_read(adapter, 0, &n) != 0 ||
  407. !(n & 0x80000000)) {
  408. printk(KERN_ERR "%s: ERROR Reading crb_init area: "
  409. "n: %08x\n", netxen_nic_driver_name, n);
  410. return -EIO;
  411. }
  412. offset = 1;
  413. n &= ~0x80000000;
  414. }
  415. if (n >= 1024) {
  416. printk(KERN_ERR "%s:n=0x%x Error! NetXen card flash not"
  417. " initialized.\n", __func__, n);
  418. return -EIO;
  419. }
  420. buf = kcalloc(n, sizeof(struct crb_addr_pair), GFP_KERNEL);
  421. if (buf == NULL) {
  422. printk("%s: netxen_pinit_from_rom: Unable to calloc memory.\n",
  423. netxen_nic_driver_name);
  424. return -ENOMEM;
  425. }
  426. for (i = 0; i < n; i++) {
  427. if (netxen_rom_fast_read(adapter, 8*i + 4*offset, &val) != 0 ||
  428. netxen_rom_fast_read(adapter, 8*i + 4*offset + 4, &addr) != 0) {
  429. kfree(buf);
  430. return -EIO;
  431. }
  432. buf[i].addr = addr;
  433. buf[i].data = val;
  434. }
  435. for (i = 0; i < n; i++) {
  436. off = netxen_decode_crb_addr(buf[i].addr);
  437. if (off == NETXEN_ADDR_ERROR) {
  438. printk(KERN_ERR"CRB init value out of range %x\n",
  439. buf[i].addr);
  440. continue;
  441. }
  442. off += NETXEN_PCI_CRBSPACE;
  443. if (off & 1)
  444. continue;
  445. /* skipping cold reboot MAGIC */
  446. if (off == NETXEN_CAM_RAM(0x1fc))
  447. continue;
  448. if (NX_IS_REVISION_P3(adapter->ahw.revision_id)) {
  449. /* do not reset PCI */
  450. if (off == (ROMUSB_GLB + 0xbc))
  451. continue;
  452. if (off == (ROMUSB_GLB + 0xa8))
  453. continue;
  454. if (off == (ROMUSB_GLB + 0xc8)) /* core clock */
  455. continue;
  456. if (off == (ROMUSB_GLB + 0x24)) /* MN clock */
  457. continue;
  458. if (off == (ROMUSB_GLB + 0x1c)) /* MS clock */
  459. continue;
  460. if (off == (NETXEN_CRB_PEG_NET_1 + 0x18) &&
  461. !NX_IS_REVISION_P3P(adapter->ahw.revision_id))
  462. buf[i].data = 0x1020;
  463. /* skip the function enable register */
  464. if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION))
  465. continue;
  466. if (off == NETXEN_PCIE_REG(PCIE_SETUP_FUNCTION2))
  467. continue;
  468. if ((off & 0x0ff00000) == NETXEN_CRB_SMB)
  469. continue;
  470. }
  471. if (off == NETXEN_ADDR_ERROR) {
  472. printk(KERN_ERR "%s: Err: Unknown addr: 0x%08x\n",
  473. netxen_nic_driver_name, buf[i].addr);
  474. continue;
  475. }
  476. init_delay = 1;
  477. /* After writing this register, HW needs time for CRB */
  478. /* to quiet down (else crb_window returns 0xffffffff) */
  479. if (off == NETXEN_ROMUSB_GLB_SW_RESET) {
  480. init_delay = 1000;
  481. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  482. /* hold xdma in reset also */
  483. buf[i].data = NETXEN_NIC_XDMA_RESET;
  484. buf[i].data = 0x8000ff;
  485. }
  486. }
  487. NXWR32(adapter, off, buf[i].data);
  488. msleep(init_delay);
  489. }
  490. kfree(buf);
  491. /* disable_peg_cache_all */
  492. /* unreset_net_cache */
  493. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  494. val = NXRD32(adapter, NETXEN_ROMUSB_GLB_SW_RESET);
  495. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, (val & 0xffffff0f));
  496. }
  497. /* p2dn replyCount */
  498. NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0xec, 0x1e);
  499. /* disable_peg_cache 0 */
  500. NXWR32(adapter, NETXEN_CRB_PEG_NET_D + 0x4c, 8);
  501. /* disable_peg_cache 1 */
  502. NXWR32(adapter, NETXEN_CRB_PEG_NET_I + 0x4c, 8);
  503. /* peg_clr_all */
  504. /* peg_clr 0 */
  505. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0x8, 0);
  506. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0xc, 0);
  507. /* peg_clr 1 */
  508. NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0x8, 0);
  509. NXWR32(adapter, NETXEN_CRB_PEG_NET_1 + 0xc, 0);
  510. /* peg_clr 2 */
  511. NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0x8, 0);
  512. NXWR32(adapter, NETXEN_CRB_PEG_NET_2 + 0xc, 0);
  513. /* peg_clr 3 */
  514. NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0x8, 0);
  515. NXWR32(adapter, NETXEN_CRB_PEG_NET_3 + 0xc, 0);
  516. return 0;
  517. }
  518. int
  519. netxen_need_fw_reset(struct netxen_adapter *adapter)
  520. {
  521. u32 count, old_count;
  522. u32 val, version, major, minor, build;
  523. int i, timeout;
  524. u8 fw_type;
  525. /* NX2031 firmware doesn't support heartbit */
  526. if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  527. return 1;
  528. /* last attempt had failed */
  529. if (NXRD32(adapter, CRB_CMDPEG_STATE) == PHAN_INITIALIZE_FAILED)
  530. return 1;
  531. old_count = count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
  532. for (i = 0; i < 10; i++) {
  533. timeout = msleep_interruptible(200);
  534. if (timeout) {
  535. NXWR32(adapter, CRB_CMDPEG_STATE,
  536. PHAN_INITIALIZE_FAILED);
  537. return -EINTR;
  538. }
  539. count = NXRD32(adapter, NETXEN_PEG_ALIVE_COUNTER);
  540. if (count != old_count)
  541. break;
  542. }
  543. /* firmware is dead */
  544. if (count == old_count)
  545. return 1;
  546. /* check if we have got newer or different file firmware */
  547. if (adapter->fw) {
  548. const struct firmware *fw = adapter->fw;
  549. val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_VERSION_OFFSET]);
  550. version = NETXEN_DECODE_VERSION(val);
  551. major = NXRD32(adapter, NETXEN_FW_VERSION_MAJOR);
  552. minor = NXRD32(adapter, NETXEN_FW_VERSION_MINOR);
  553. build = NXRD32(adapter, NETXEN_FW_VERSION_SUB);
  554. if (version > NETXEN_VERSION_CODE(major, minor, build))
  555. return 1;
  556. if (version == NETXEN_VERSION_CODE(major, minor, build)) {
  557. val = NXRD32(adapter, NETXEN_MIU_MN_CONTROL);
  558. fw_type = (val & 0x4) ?
  559. NX_P3_CT_ROMIMAGE : NX_P3_MN_ROMIMAGE;
  560. if (adapter->fw_type != fw_type)
  561. return 1;
  562. }
  563. }
  564. return 0;
  565. }
  566. static char *fw_name[] = {
  567. "nxromimg.bin", "nx3fwct.bin", "nx3fwmn.bin", "flash",
  568. };
  569. int
  570. netxen_load_firmware(struct netxen_adapter *adapter)
  571. {
  572. u64 *ptr64;
  573. u32 i, flashaddr, size;
  574. const struct firmware *fw = adapter->fw;
  575. struct pci_dev *pdev = adapter->pdev;
  576. dev_info(&pdev->dev, "loading firmware from %s\n",
  577. fw_name[adapter->fw_type]);
  578. if (NX_IS_REVISION_P2(adapter->ahw.revision_id))
  579. NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 1);
  580. if (fw) {
  581. __le64 data;
  582. size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 8;
  583. ptr64 = (u64 *)&fw->data[NETXEN_BOOTLD_START];
  584. flashaddr = NETXEN_BOOTLD_START;
  585. for (i = 0; i < size; i++) {
  586. data = cpu_to_le64(ptr64[i]);
  587. if (adapter->pci_mem_write(adapter,
  588. flashaddr, data))
  589. return -EIO;
  590. flashaddr += 8;
  591. }
  592. size = *(u32 *)&fw->data[NX_FW_SIZE_OFFSET];
  593. size = (__force u32)cpu_to_le32(size) / 8;
  594. ptr64 = (u64 *)&fw->data[NETXEN_IMAGE_START];
  595. flashaddr = NETXEN_IMAGE_START;
  596. for (i = 0; i < size; i++) {
  597. data = cpu_to_le64(ptr64[i]);
  598. if (adapter->pci_mem_write(adapter,
  599. flashaddr, data))
  600. return -EIO;
  601. flashaddr += 8;
  602. }
  603. } else {
  604. u64 data;
  605. u32 hi, lo;
  606. size = (NETXEN_IMAGE_START - NETXEN_BOOTLD_START) / 8;
  607. flashaddr = NETXEN_BOOTLD_START;
  608. for (i = 0; i < size; i++) {
  609. if (netxen_rom_fast_read(adapter,
  610. flashaddr, (int *)&lo) != 0)
  611. return -EIO;
  612. if (netxen_rom_fast_read(adapter,
  613. flashaddr + 4, (int *)&hi) != 0)
  614. return -EIO;
  615. /* hi, lo are already in host endian byteorder */
  616. data = (((u64)hi << 32) | lo);
  617. if (adapter->pci_mem_write(adapter,
  618. flashaddr, data))
  619. return -EIO;
  620. flashaddr += 8;
  621. }
  622. }
  623. msleep(1);
  624. if (NX_IS_REVISION_P3P(adapter->ahw.revision_id)) {
  625. NXWR32(adapter, NETXEN_CRB_PEG_NET_0 + 0x18, 0x1020);
  626. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0x80001e);
  627. } else if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  628. NXWR32(adapter, NETXEN_ROMUSB_GLB_SW_RESET, 0x80001d);
  629. else {
  630. NXWR32(adapter, NETXEN_ROMUSB_GLB_CHIP_CLK_CTRL, 0x3fff);
  631. NXWR32(adapter, NETXEN_ROMUSB_GLB_CAS_RST, 0);
  632. }
  633. return 0;
  634. }
  635. static int
  636. netxen_validate_firmware(struct netxen_adapter *adapter, const char *fwname)
  637. {
  638. __le32 val;
  639. u32 ver, min_ver, bios;
  640. struct pci_dev *pdev = adapter->pdev;
  641. const struct firmware *fw = adapter->fw;
  642. if (fw->size < NX_FW_MIN_SIZE)
  643. return -EINVAL;
  644. val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_MAGIC_OFFSET]);
  645. if ((__force u32)val != NETXEN_BDINFO_MAGIC)
  646. return -EINVAL;
  647. val = cpu_to_le32(*(u32 *)&fw->data[NX_FW_VERSION_OFFSET]);
  648. if (NX_IS_REVISION_P3(adapter->ahw.revision_id))
  649. min_ver = NETXEN_VERSION_CODE(4, 0, 216);
  650. else
  651. min_ver = NETXEN_VERSION_CODE(3, 4, 216);
  652. ver = NETXEN_DECODE_VERSION(val);
  653. if ((_major(ver) > _NETXEN_NIC_LINUX_MAJOR) || (ver < min_ver)) {
  654. dev_err(&pdev->dev,
  655. "%s: firmware version %d.%d.%d unsupported\n",
  656. fwname, _major(ver), _minor(ver), _build(ver));
  657. return -EINVAL;
  658. }
  659. val = cpu_to_le32(*(u32 *)&fw->data[NX_BIOS_VERSION_OFFSET]);
  660. netxen_rom_fast_read(adapter, NX_BIOS_VERSION_OFFSET, (int *)&bios);
  661. if ((__force u32)val != bios) {
  662. dev_err(&pdev->dev, "%s: firmware bios is incompatible\n",
  663. fwname);
  664. return -EINVAL;
  665. }
  666. /* check if flashed firmware is newer */
  667. if (netxen_rom_fast_read(adapter,
  668. NX_FW_VERSION_OFFSET, (int *)&val))
  669. return -EIO;
  670. val = NETXEN_DECODE_VERSION(val);
  671. if (val > ver) {
  672. dev_info(&pdev->dev, "%s: firmware is older than flash\n",
  673. fwname);
  674. return -EINVAL;
  675. }
  676. NXWR32(adapter, NETXEN_CAM_RAM(0x1fc), NETXEN_BDINFO_MAGIC);
  677. return 0;
  678. }
  679. static int
  680. netxen_p3_has_mn(struct netxen_adapter *adapter)
  681. {
  682. u32 capability, flashed_ver;
  683. capability = 0;
  684. netxen_rom_fast_read(adapter,
  685. NX_FW_VERSION_OFFSET, (int *)&flashed_ver);
  686. flashed_ver = NETXEN_DECODE_VERSION(flashed_ver);
  687. if (flashed_ver >= NETXEN_VERSION_CODE(4, 0, 220)) {
  688. capability = NXRD32(adapter, NX_PEG_TUNE_CAPABILITY);
  689. if (capability & NX_PEG_TUNE_MN_PRESENT)
  690. return 1;
  691. }
  692. return 0;
  693. }
  694. void netxen_request_firmware(struct netxen_adapter *adapter)
  695. {
  696. u8 fw_type;
  697. struct pci_dev *pdev = adapter->pdev;
  698. int rc = 0;
  699. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  700. fw_type = NX_P2_MN_ROMIMAGE;
  701. goto request_fw;
  702. }
  703. if (NX_IS_REVISION_P3P(adapter->ahw.revision_id)) {
  704. /* No file firmware for the time being */
  705. fw_type = NX_FLASH_ROMIMAGE;
  706. goto done;
  707. }
  708. fw_type = netxen_p3_has_mn(adapter) ?
  709. NX_P3_MN_ROMIMAGE : NX_P3_CT_ROMIMAGE;
  710. request_fw:
  711. rc = request_firmware(&adapter->fw, fw_name[fw_type], &pdev->dev);
  712. if (rc != 0) {
  713. if (fw_type == NX_P3_MN_ROMIMAGE) {
  714. msleep(1);
  715. fw_type = NX_P3_CT_ROMIMAGE;
  716. goto request_fw;
  717. }
  718. fw_type = NX_FLASH_ROMIMAGE;
  719. adapter->fw = NULL;
  720. goto done;
  721. }
  722. rc = netxen_validate_firmware(adapter, fw_name[fw_type]);
  723. if (rc != 0) {
  724. release_firmware(adapter->fw);
  725. if (fw_type == NX_P3_MN_ROMIMAGE) {
  726. msleep(1);
  727. fw_type = NX_P3_CT_ROMIMAGE;
  728. goto request_fw;
  729. }
  730. fw_type = NX_FLASH_ROMIMAGE;
  731. adapter->fw = NULL;
  732. goto done;
  733. }
  734. done:
  735. adapter->fw_type = fw_type;
  736. }
  737. void
  738. netxen_release_firmware(struct netxen_adapter *adapter)
  739. {
  740. if (adapter->fw)
  741. release_firmware(adapter->fw);
  742. adapter->fw = NULL;
  743. }
  744. int netxen_init_dummy_dma(struct netxen_adapter *adapter)
  745. {
  746. u64 addr;
  747. u32 hi, lo;
  748. if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
  749. return 0;
  750. adapter->dummy_dma.addr = pci_alloc_consistent(adapter->pdev,
  751. NETXEN_HOST_DUMMY_DMA_SIZE,
  752. &adapter->dummy_dma.phys_addr);
  753. if (adapter->dummy_dma.addr == NULL) {
  754. dev_err(&adapter->pdev->dev,
  755. "ERROR: Could not allocate dummy DMA memory\n");
  756. return -ENOMEM;
  757. }
  758. addr = (uint64_t) adapter->dummy_dma.phys_addr;
  759. hi = (addr >> 32) & 0xffffffff;
  760. lo = addr & 0xffffffff;
  761. NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_HI, hi);
  762. NXWR32(adapter, CRB_HOST_DUMMY_BUF_ADDR_LO, lo);
  763. return 0;
  764. }
  765. /*
  766. * NetXen DMA watchdog control:
  767. *
  768. * Bit 0 : enabled => R/O: 1 watchdog active, 0 inactive
  769. * Bit 1 : disable_request => 1 req disable dma watchdog
  770. * Bit 2 : enable_request => 1 req enable dma watchdog
  771. * Bit 3-31 : unused
  772. */
  773. void netxen_free_dummy_dma(struct netxen_adapter *adapter)
  774. {
  775. int i = 100;
  776. u32 ctrl;
  777. if (!NX_IS_REVISION_P2(adapter->ahw.revision_id))
  778. return;
  779. if (!adapter->dummy_dma.addr)
  780. return;
  781. ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
  782. if ((ctrl & 0x1) != 0) {
  783. NXWR32(adapter, NETXEN_DMA_WATCHDOG_CTRL, (ctrl | 0x2));
  784. while ((ctrl & 0x1) != 0) {
  785. msleep(50);
  786. ctrl = NXRD32(adapter, NETXEN_DMA_WATCHDOG_CTRL);
  787. if (--i == 0)
  788. break;
  789. };
  790. }
  791. if (i) {
  792. pci_free_consistent(adapter->pdev,
  793. NETXEN_HOST_DUMMY_DMA_SIZE,
  794. adapter->dummy_dma.addr,
  795. adapter->dummy_dma.phys_addr);
  796. adapter->dummy_dma.addr = NULL;
  797. } else
  798. dev_err(&adapter->pdev->dev, "dma_watchdog_shutdown failed\n");
  799. }
  800. int netxen_phantom_init(struct netxen_adapter *adapter, int pegtune_val)
  801. {
  802. u32 val = 0;
  803. int retries = 60;
  804. if (pegtune_val)
  805. return 0;
  806. do {
  807. val = NXRD32(adapter, CRB_CMDPEG_STATE);
  808. switch (val) {
  809. case PHAN_INITIALIZE_COMPLETE:
  810. case PHAN_INITIALIZE_ACK:
  811. return 0;
  812. case PHAN_INITIALIZE_FAILED:
  813. goto out_err;
  814. default:
  815. break;
  816. }
  817. msleep(500);
  818. } while (--retries);
  819. NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_FAILED);
  820. out_err:
  821. dev_warn(&adapter->pdev->dev, "firmware init failed\n");
  822. return -EIO;
  823. }
  824. static int
  825. netxen_receive_peg_ready(struct netxen_adapter *adapter)
  826. {
  827. u32 val = 0;
  828. int retries = 2000;
  829. do {
  830. val = NXRD32(adapter, CRB_RCVPEG_STATE);
  831. if (val == PHAN_PEG_RCV_INITIALIZED)
  832. return 0;
  833. msleep(10);
  834. } while (--retries);
  835. if (!retries) {
  836. printk(KERN_ERR "Receive Peg initialization not "
  837. "complete, state: 0x%x.\n", val);
  838. return -EIO;
  839. }
  840. return 0;
  841. }
  842. int netxen_init_firmware(struct netxen_adapter *adapter)
  843. {
  844. int err;
  845. err = netxen_receive_peg_ready(adapter);
  846. if (err)
  847. return err;
  848. NXWR32(adapter, CRB_NIC_CAPABILITIES_HOST, INTR_SCHEME_PERPORT);
  849. NXWR32(adapter, CRB_NIC_MSI_MODE_HOST, MSI_MODE_MULTIFUNC);
  850. NXWR32(adapter, CRB_MPORT_MODE, MPORT_MULTI_FUNCTION_MODE);
  851. NXWR32(adapter, CRB_CMDPEG_STATE, PHAN_INITIALIZE_ACK);
  852. return err;
  853. }
  854. static void
  855. netxen_handle_linkevent(struct netxen_adapter *adapter, nx_fw_msg_t *msg)
  856. {
  857. u32 cable_OUI;
  858. u16 cable_len;
  859. u16 link_speed;
  860. u8 link_status, module, duplex, autoneg;
  861. struct net_device *netdev = adapter->netdev;
  862. adapter->has_link_events = 1;
  863. cable_OUI = msg->body[1] & 0xffffffff;
  864. cable_len = (msg->body[1] >> 32) & 0xffff;
  865. link_speed = (msg->body[1] >> 48) & 0xffff;
  866. link_status = msg->body[2] & 0xff;
  867. duplex = (msg->body[2] >> 16) & 0xff;
  868. autoneg = (msg->body[2] >> 24) & 0xff;
  869. module = (msg->body[2] >> 8) & 0xff;
  870. if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLE) {
  871. printk(KERN_INFO "%s: unsupported cable: OUI 0x%x, length %d\n",
  872. netdev->name, cable_OUI, cable_len);
  873. } else if (module == LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLELEN) {
  874. printk(KERN_INFO "%s: unsupported cable length %d\n",
  875. netdev->name, cable_len);
  876. }
  877. netxen_advert_link_change(adapter, link_status);
  878. /* update link parameters */
  879. if (duplex == LINKEVENT_FULL_DUPLEX)
  880. adapter->link_duplex = DUPLEX_FULL;
  881. else
  882. adapter->link_duplex = DUPLEX_HALF;
  883. adapter->module_type = module;
  884. adapter->link_autoneg = autoneg;
  885. adapter->link_speed = link_speed;
  886. }
  887. static void
  888. netxen_handle_fw_message(int desc_cnt, int index,
  889. struct nx_host_sds_ring *sds_ring)
  890. {
  891. nx_fw_msg_t msg;
  892. struct status_desc *desc;
  893. int i = 0, opcode;
  894. while (desc_cnt > 0 && i < 8) {
  895. desc = &sds_ring->desc_head[index];
  896. msg.words[i++] = le64_to_cpu(desc->status_desc_data[0]);
  897. msg.words[i++] = le64_to_cpu(desc->status_desc_data[1]);
  898. index = get_next_index(index, sds_ring->num_desc);
  899. desc_cnt--;
  900. }
  901. opcode = netxen_get_nic_msg_opcode(msg.body[0]);
  902. switch (opcode) {
  903. case NX_NIC_C2H_OPCODE_GET_LINKEVENT_RESPONSE:
  904. netxen_handle_linkevent(sds_ring->adapter, &msg);
  905. break;
  906. default:
  907. break;
  908. }
  909. }
  910. static int
  911. netxen_alloc_rx_skb(struct netxen_adapter *adapter,
  912. struct nx_host_rds_ring *rds_ring,
  913. struct netxen_rx_buffer *buffer)
  914. {
  915. struct sk_buff *skb;
  916. dma_addr_t dma;
  917. struct pci_dev *pdev = adapter->pdev;
  918. buffer->skb = dev_alloc_skb(rds_ring->skb_size);
  919. if (!buffer->skb)
  920. return 1;
  921. skb = buffer->skb;
  922. if (!adapter->ahw.cut_through)
  923. skb_reserve(skb, 2);
  924. dma = pci_map_single(pdev, skb->data,
  925. rds_ring->dma_size, PCI_DMA_FROMDEVICE);
  926. if (pci_dma_mapping_error(pdev, dma)) {
  927. dev_kfree_skb_any(skb);
  928. buffer->skb = NULL;
  929. return 1;
  930. }
  931. buffer->skb = skb;
  932. buffer->dma = dma;
  933. buffer->state = NETXEN_BUFFER_BUSY;
  934. return 0;
  935. }
  936. static struct sk_buff *netxen_process_rxbuf(struct netxen_adapter *adapter,
  937. struct nx_host_rds_ring *rds_ring, u16 index, u16 cksum)
  938. {
  939. struct netxen_rx_buffer *buffer;
  940. struct sk_buff *skb;
  941. buffer = &rds_ring->rx_buf_arr[index];
  942. pci_unmap_single(adapter->pdev, buffer->dma, rds_ring->dma_size,
  943. PCI_DMA_FROMDEVICE);
  944. skb = buffer->skb;
  945. if (!skb)
  946. goto no_skb;
  947. if (likely(adapter->rx_csum && cksum == STATUS_CKSUM_OK)) {
  948. adapter->stats.csummed++;
  949. skb->ip_summed = CHECKSUM_UNNECESSARY;
  950. } else
  951. skb->ip_summed = CHECKSUM_NONE;
  952. skb->dev = adapter->netdev;
  953. buffer->skb = NULL;
  954. no_skb:
  955. buffer->state = NETXEN_BUFFER_FREE;
  956. return skb;
  957. }
  958. static struct netxen_rx_buffer *
  959. netxen_process_rcv(struct netxen_adapter *adapter,
  960. struct nx_host_sds_ring *sds_ring,
  961. int ring, u64 sts_data0)
  962. {
  963. struct net_device *netdev = adapter->netdev;
  964. struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
  965. struct netxen_rx_buffer *buffer;
  966. struct sk_buff *skb;
  967. struct nx_host_rds_ring *rds_ring;
  968. int index, length, cksum, pkt_offset;
  969. if (unlikely(ring >= adapter->max_rds_rings))
  970. return NULL;
  971. rds_ring = &recv_ctx->rds_rings[ring];
  972. index = netxen_get_sts_refhandle(sts_data0);
  973. if (unlikely(index >= rds_ring->num_desc))
  974. return NULL;
  975. buffer = &rds_ring->rx_buf_arr[index];
  976. length = netxen_get_sts_totallength(sts_data0);
  977. cksum = netxen_get_sts_status(sts_data0);
  978. pkt_offset = netxen_get_sts_pkt_offset(sts_data0);
  979. skb = netxen_process_rxbuf(adapter, rds_ring, index, cksum);
  980. if (!skb)
  981. return buffer;
  982. if (length > rds_ring->skb_size)
  983. skb_put(skb, rds_ring->skb_size);
  984. else
  985. skb_put(skb, length);
  986. if (pkt_offset)
  987. skb_pull(skb, pkt_offset);
  988. skb->truesize = skb->len + sizeof(struct sk_buff);
  989. skb->protocol = eth_type_trans(skb, netdev);
  990. napi_gro_receive(&sds_ring->napi, skb);
  991. adapter->stats.rx_pkts++;
  992. adapter->stats.rxbytes += length;
  993. return buffer;
  994. }
  995. #define TCP_HDR_SIZE 20
  996. #define TCP_TS_OPTION_SIZE 12
  997. #define TCP_TS_HDR_SIZE (TCP_HDR_SIZE + TCP_TS_OPTION_SIZE)
  998. static struct netxen_rx_buffer *
  999. netxen_process_lro(struct netxen_adapter *adapter,
  1000. struct nx_host_sds_ring *sds_ring,
  1001. int ring, u64 sts_data0, u64 sts_data1)
  1002. {
  1003. struct net_device *netdev = adapter->netdev;
  1004. struct netxen_recv_context *recv_ctx = &adapter->recv_ctx;
  1005. struct netxen_rx_buffer *buffer;
  1006. struct sk_buff *skb;
  1007. struct nx_host_rds_ring *rds_ring;
  1008. struct iphdr *iph;
  1009. struct tcphdr *th;
  1010. bool push, timestamp;
  1011. int l2_hdr_offset, l4_hdr_offset;
  1012. int index;
  1013. u16 lro_length, length, data_offset;
  1014. u32 seq_number;
  1015. if (unlikely(ring > adapter->max_rds_rings))
  1016. return NULL;
  1017. rds_ring = &recv_ctx->rds_rings[ring];
  1018. index = netxen_get_lro_sts_refhandle(sts_data0);
  1019. if (unlikely(index > rds_ring->num_desc))
  1020. return NULL;
  1021. buffer = &rds_ring->rx_buf_arr[index];
  1022. timestamp = netxen_get_lro_sts_timestamp(sts_data0);
  1023. lro_length = netxen_get_lro_sts_length(sts_data0);
  1024. l2_hdr_offset = netxen_get_lro_sts_l2_hdr_offset(sts_data0);
  1025. l4_hdr_offset = netxen_get_lro_sts_l4_hdr_offset(sts_data0);
  1026. push = netxen_get_lro_sts_push_flag(sts_data0);
  1027. seq_number = netxen_get_lro_sts_seq_number(sts_data1);
  1028. skb = netxen_process_rxbuf(adapter, rds_ring, index, STATUS_CKSUM_OK);
  1029. if (!skb)
  1030. return buffer;
  1031. if (timestamp)
  1032. data_offset = l4_hdr_offset + TCP_TS_HDR_SIZE;
  1033. else
  1034. data_offset = l4_hdr_offset + TCP_HDR_SIZE;
  1035. skb_put(skb, lro_length + data_offset);
  1036. skb->truesize = skb->len + sizeof(struct sk_buff) + skb_headroom(skb);
  1037. skb_pull(skb, l2_hdr_offset);
  1038. skb->protocol = eth_type_trans(skb, netdev);
  1039. iph = (struct iphdr *)skb->data;
  1040. th = (struct tcphdr *)(skb->data + (iph->ihl << 2));
  1041. length = (iph->ihl << 2) + (th->doff << 2) + lro_length;
  1042. iph->tot_len = htons(length);
  1043. iph->check = 0;
  1044. iph->check = ip_fast_csum((unsigned char *)iph, iph->ihl);
  1045. th->psh = push;
  1046. th->seq = htonl(seq_number);
  1047. length = skb->len;
  1048. netif_receive_skb(skb);
  1049. adapter->stats.lro_pkts++;
  1050. adapter->stats.rxbytes += length;
  1051. return buffer;
  1052. }
  1053. #define netxen_merge_rx_buffers(list, head) \
  1054. do { list_splice_tail_init(list, head); } while (0);
  1055. int
  1056. netxen_process_rcv_ring(struct nx_host_sds_ring *sds_ring, int max)
  1057. {
  1058. struct netxen_adapter *adapter = sds_ring->adapter;
  1059. struct list_head *cur;
  1060. struct status_desc *desc;
  1061. struct netxen_rx_buffer *rxbuf;
  1062. u32 consumer = sds_ring->consumer;
  1063. int count = 0;
  1064. u64 sts_data0, sts_data1;
  1065. int opcode, ring = 0, desc_cnt;
  1066. while (count < max) {
  1067. desc = &sds_ring->desc_head[consumer];
  1068. sts_data0 = le64_to_cpu(desc->status_desc_data[0]);
  1069. if (!(sts_data0 & STATUS_OWNER_HOST))
  1070. break;
  1071. desc_cnt = netxen_get_sts_desc_cnt(sts_data0);
  1072. opcode = netxen_get_sts_opcode(sts_data0);
  1073. switch (opcode) {
  1074. case NETXEN_NIC_RXPKT_DESC:
  1075. case NETXEN_OLD_RXPKT_DESC:
  1076. case NETXEN_NIC_SYN_OFFLOAD:
  1077. ring = netxen_get_sts_type(sts_data0);
  1078. rxbuf = netxen_process_rcv(adapter, sds_ring,
  1079. ring, sts_data0);
  1080. break;
  1081. case NETXEN_NIC_LRO_DESC:
  1082. ring = netxen_get_lro_sts_type(sts_data0);
  1083. sts_data1 = le64_to_cpu(desc->status_desc_data[1]);
  1084. rxbuf = netxen_process_lro(adapter, sds_ring,
  1085. ring, sts_data0, sts_data1);
  1086. break;
  1087. case NETXEN_NIC_RESPONSE_DESC:
  1088. netxen_handle_fw_message(desc_cnt, consumer, sds_ring);
  1089. default:
  1090. goto skip;
  1091. }
  1092. WARN_ON(desc_cnt > 1);
  1093. if (rxbuf)
  1094. list_add_tail(&rxbuf->list, &sds_ring->free_list[ring]);
  1095. skip:
  1096. for (; desc_cnt > 0; desc_cnt--) {
  1097. desc = &sds_ring->desc_head[consumer];
  1098. desc->status_desc_data[0] =
  1099. cpu_to_le64(STATUS_OWNER_PHANTOM);
  1100. consumer = get_next_index(consumer, sds_ring->num_desc);
  1101. }
  1102. count++;
  1103. }
  1104. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  1105. struct nx_host_rds_ring *rds_ring =
  1106. &adapter->recv_ctx.rds_rings[ring];
  1107. if (!list_empty(&sds_ring->free_list[ring])) {
  1108. list_for_each(cur, &sds_ring->free_list[ring]) {
  1109. rxbuf = list_entry(cur,
  1110. struct netxen_rx_buffer, list);
  1111. netxen_alloc_rx_skb(adapter, rds_ring, rxbuf);
  1112. }
  1113. spin_lock(&rds_ring->lock);
  1114. netxen_merge_rx_buffers(&sds_ring->free_list[ring],
  1115. &rds_ring->free_list);
  1116. spin_unlock(&rds_ring->lock);
  1117. }
  1118. netxen_post_rx_buffers_nodb(adapter, rds_ring);
  1119. }
  1120. if (count) {
  1121. sds_ring->consumer = consumer;
  1122. NXWRIO(adapter, sds_ring->crb_sts_consumer, consumer);
  1123. }
  1124. return count;
  1125. }
  1126. /* Process Command status ring */
  1127. int netxen_process_cmd_ring(struct netxen_adapter *adapter)
  1128. {
  1129. u32 sw_consumer, hw_consumer;
  1130. int count = 0, i;
  1131. struct netxen_cmd_buffer *buffer;
  1132. struct pci_dev *pdev = adapter->pdev;
  1133. struct net_device *netdev = adapter->netdev;
  1134. struct netxen_skb_frag *frag;
  1135. int done = 0;
  1136. struct nx_host_tx_ring *tx_ring = adapter->tx_ring;
  1137. if (!spin_trylock(&adapter->tx_clean_lock))
  1138. return 1;
  1139. sw_consumer = tx_ring->sw_consumer;
  1140. hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
  1141. while (sw_consumer != hw_consumer) {
  1142. buffer = &tx_ring->cmd_buf_arr[sw_consumer];
  1143. if (buffer->skb) {
  1144. frag = &buffer->frag_array[0];
  1145. pci_unmap_single(pdev, frag->dma, frag->length,
  1146. PCI_DMA_TODEVICE);
  1147. frag->dma = 0ULL;
  1148. for (i = 1; i < buffer->frag_count; i++) {
  1149. frag++; /* Get the next frag */
  1150. pci_unmap_page(pdev, frag->dma, frag->length,
  1151. PCI_DMA_TODEVICE);
  1152. frag->dma = 0ULL;
  1153. }
  1154. adapter->stats.xmitfinished++;
  1155. dev_kfree_skb_any(buffer->skb);
  1156. buffer->skb = NULL;
  1157. }
  1158. sw_consumer = get_next_index(sw_consumer, tx_ring->num_desc);
  1159. if (++count >= MAX_STATUS_HANDLE)
  1160. break;
  1161. }
  1162. if (count && netif_running(netdev)) {
  1163. tx_ring->sw_consumer = sw_consumer;
  1164. smp_mb();
  1165. if (netif_queue_stopped(netdev) && netif_carrier_ok(netdev)) {
  1166. __netif_tx_lock(tx_ring->txq, smp_processor_id());
  1167. if (netxen_tx_avail(tx_ring) > TX_STOP_THRESH) {
  1168. netif_wake_queue(netdev);
  1169. adapter->tx_timeo_cnt = 0;
  1170. }
  1171. __netif_tx_unlock(tx_ring->txq);
  1172. }
  1173. }
  1174. /*
  1175. * If everything is freed up to consumer then check if the ring is full
  1176. * If the ring is full then check if more needs to be freed and
  1177. * schedule the call back again.
  1178. *
  1179. * This happens when there are 2 CPUs. One could be freeing and the
  1180. * other filling it. If the ring is full when we get out of here and
  1181. * the card has already interrupted the host then the host can miss the
  1182. * interrupt.
  1183. *
  1184. * There is still a possible race condition and the host could miss an
  1185. * interrupt. The card has to take care of this.
  1186. */
  1187. hw_consumer = le32_to_cpu(*(tx_ring->hw_consumer));
  1188. done = (sw_consumer == hw_consumer);
  1189. spin_unlock(&adapter->tx_clean_lock);
  1190. return (done);
  1191. }
  1192. void
  1193. netxen_post_rx_buffers(struct netxen_adapter *adapter, u32 ringid,
  1194. struct nx_host_rds_ring *rds_ring)
  1195. {
  1196. struct rcv_desc *pdesc;
  1197. struct netxen_rx_buffer *buffer;
  1198. int producer, count = 0;
  1199. netxen_ctx_msg msg = 0;
  1200. struct list_head *head;
  1201. producer = rds_ring->producer;
  1202. spin_lock(&rds_ring->lock);
  1203. head = &rds_ring->free_list;
  1204. while (!list_empty(head)) {
  1205. buffer = list_entry(head->next, struct netxen_rx_buffer, list);
  1206. if (!buffer->skb) {
  1207. if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
  1208. break;
  1209. }
  1210. count++;
  1211. list_del(&buffer->list);
  1212. /* make a rcv descriptor */
  1213. pdesc = &rds_ring->desc_head[producer];
  1214. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1215. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1216. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1217. producer = get_next_index(producer, rds_ring->num_desc);
  1218. }
  1219. spin_unlock(&rds_ring->lock);
  1220. if (count) {
  1221. rds_ring->producer = producer;
  1222. NXWRIO(adapter, rds_ring->crb_rcv_producer,
  1223. (producer-1) & (rds_ring->num_desc-1));
  1224. if (NX_IS_REVISION_P2(adapter->ahw.revision_id)) {
  1225. /*
  1226. * Write a doorbell msg to tell phanmon of change in
  1227. * receive ring producer
  1228. * Only for firmware version < 4.0.0
  1229. */
  1230. netxen_set_msg_peg_id(msg, NETXEN_RCV_PEG_DB_ID);
  1231. netxen_set_msg_privid(msg);
  1232. netxen_set_msg_count(msg,
  1233. ((producer - 1) &
  1234. (rds_ring->num_desc - 1)));
  1235. netxen_set_msg_ctxid(msg, adapter->portnum);
  1236. netxen_set_msg_opcode(msg, NETXEN_RCV_PRODUCER(ringid));
  1237. NXWRIO(adapter, DB_NORMALIZE(adapter,
  1238. NETXEN_RCV_PRODUCER_OFFSET), msg);
  1239. }
  1240. }
  1241. }
  1242. static void
  1243. netxen_post_rx_buffers_nodb(struct netxen_adapter *adapter,
  1244. struct nx_host_rds_ring *rds_ring)
  1245. {
  1246. struct rcv_desc *pdesc;
  1247. struct netxen_rx_buffer *buffer;
  1248. int producer, count = 0;
  1249. struct list_head *head;
  1250. producer = rds_ring->producer;
  1251. if (!spin_trylock(&rds_ring->lock))
  1252. return;
  1253. head = &rds_ring->free_list;
  1254. while (!list_empty(head)) {
  1255. buffer = list_entry(head->next, struct netxen_rx_buffer, list);
  1256. if (!buffer->skb) {
  1257. if (netxen_alloc_rx_skb(adapter, rds_ring, buffer))
  1258. break;
  1259. }
  1260. count++;
  1261. list_del(&buffer->list);
  1262. /* make a rcv descriptor */
  1263. pdesc = &rds_ring->desc_head[producer];
  1264. pdesc->reference_handle = cpu_to_le16(buffer->ref_handle);
  1265. pdesc->buffer_length = cpu_to_le32(rds_ring->dma_size);
  1266. pdesc->addr_buffer = cpu_to_le64(buffer->dma);
  1267. producer = get_next_index(producer, rds_ring->num_desc);
  1268. }
  1269. if (count) {
  1270. rds_ring->producer = producer;
  1271. NXWRIO(adapter, rds_ring->crb_rcv_producer,
  1272. (producer - 1) & (rds_ring->num_desc - 1));
  1273. }
  1274. spin_unlock(&rds_ring->lock);
  1275. }
  1276. void netxen_nic_clear_stats(struct netxen_adapter *adapter)
  1277. {
  1278. memset(&adapter->stats, 0, sizeof(adapter->stats));
  1279. return;
  1280. }