123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277 |
- /**
- * OMAP and TWL PMIC specific intializations.
- *
- * Copyright (C) 2010 Texas Instruments Incorporated.
- * Thara Gopinath
- * Copyright (C) 2009 Texas Instruments Incorporated.
- * Nishanth Menon
- * Copyright (C) 2009 Nokia Corporation
- * Paul Walmsley
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
- #include <linux/err.h>
- #include <linux/io.h>
- #include <linux/kernel.h>
- #include <linux/i2c/twl.h>
- #include <plat/voltage.h>
- #define OMAP3_SRI2C_SLAVE_ADDR 0x12
- #define OMAP3_VDD_MPU_SR_CONTROL_REG 0x00
- #define OMAP3_VDD_CORE_SR_CONTROL_REG 0x01
- #define OMAP3_VP_CONFIG_ERROROFFSET 0x00
- #define OMAP3_VP_VSTEPMIN_VSTEPMIN 0x1
- #define OMAP3_VP_VSTEPMAX_VSTEPMAX 0x04
- #define OMAP3_VP_VLIMITTO_TIMEOUT_US 200
- #define OMAP3430_VP1_VLIMITTO_VDDMIN 0x14
- #define OMAP3430_VP1_VLIMITTO_VDDMAX 0x42
- #define OMAP3430_VP2_VLIMITTO_VDDMIN 0x18
- #define OMAP3430_VP2_VLIMITTO_VDDMAX 0x2c
- #define OMAP3630_VP1_VLIMITTO_VDDMIN 0x18
- #define OMAP3630_VP1_VLIMITTO_VDDMAX 0x3c
- #define OMAP3630_VP2_VLIMITTO_VDDMIN 0x18
- #define OMAP3630_VP2_VLIMITTO_VDDMAX 0x30
- #define OMAP4_SRI2C_SLAVE_ADDR 0x12
- #define OMAP4_VDD_MPU_SR_VOLT_REG 0x55
- #define OMAP4_VDD_IVA_SR_VOLT_REG 0x5B
- #define OMAP4_VDD_CORE_SR_VOLT_REG 0x61
- #define OMAP4_VP_CONFIG_ERROROFFSET 0x00
- #define OMAP4_VP_VSTEPMIN_VSTEPMIN 0x01
- #define OMAP4_VP_VSTEPMAX_VSTEPMAX 0x04
- #define OMAP4_VP_VLIMITTO_TIMEOUT_US 200
- #define OMAP4_VP_MPU_VLIMITTO_VDDMIN 0xA
- #define OMAP4_VP_MPU_VLIMITTO_VDDMAX 0x39
- #define OMAP4_VP_IVA_VLIMITTO_VDDMIN 0xA
- #define OMAP4_VP_IVA_VLIMITTO_VDDMAX 0x2D
- #define OMAP4_VP_CORE_VLIMITTO_VDDMIN 0xA
- #define OMAP4_VP_CORE_VLIMITTO_VDDMAX 0x28
- static bool is_offset_valid;
- static u8 smps_offset;
- #define REG_SMPS_OFFSET 0xE0
- unsigned long twl4030_vsel_to_uv(const u8 vsel)
- {
- return (((vsel * 125) + 6000)) * 100;
- }
- u8 twl4030_uv_to_vsel(unsigned long uv)
- {
- return DIV_ROUND_UP(uv - 600000, 12500);
- }
- unsigned long twl6030_vsel_to_uv(const u8 vsel)
- {
- /*
- * In TWL6030 depending on the value of SMPS_OFFSET
- * efuse register the voltage range supported in
- * standard mode can be either between 0.6V - 1.3V or
- * 0.7V - 1.4V. In TWL6030 ES1.0 SMPS_OFFSET efuse
- * is programmed to all 0's where as starting from
- * TWL6030 ES1.1 the efuse is programmed to 1
- */
- if (!is_offset_valid) {
- twl_i2c_read_u8(TWL6030_MODULE_ID0, &smps_offset,
- REG_SMPS_OFFSET);
- is_offset_valid = true;
- }
- /*
- * There is no specific formula for voltage to vsel
- * conversion above 1.3V. There are special hardcoded
- * values for voltages above 1.3V. Currently we are
- * hardcoding only for 1.35 V which is used for 1GH OPP for
- * OMAP4430.
- */
- if (vsel == 0x3A)
- return 1350000;
- if (smps_offset & 0x8)
- return ((((vsel - 1) * 125) + 7000)) * 100;
- else
- return ((((vsel - 1) * 125) + 6000)) * 100;
- }
- u8 twl6030_uv_to_vsel(unsigned long uv)
- {
- /*
- * In TWL6030 depending on the value of SMPS_OFFSET
- * efuse register the voltage range supported in
- * standard mode can be either between 0.6V - 1.3V or
- * 0.7V - 1.4V. In TWL6030 ES1.0 SMPS_OFFSET efuse
- * is programmed to all 0's where as starting from
- * TWL6030 ES1.1 the efuse is programmed to 1
- */
- if (!is_offset_valid) {
- twl_i2c_read_u8(TWL6030_MODULE_ID0, &smps_offset,
- REG_SMPS_OFFSET);
- is_offset_valid = true;
- }
- /*
- * There is no specific formula for voltage to vsel
- * conversion above 1.3V. There are special hardcoded
- * values for voltages above 1.3V. Currently we are
- * hardcoding only for 1.35 V which is used for 1GH OPP for
- * OMAP4430.
- */
- if (uv == 1350000)
- return 0x3A;
- if (smps_offset & 0x8)
- return DIV_ROUND_UP(uv - 700000, 12500) + 1;
- else
- return DIV_ROUND_UP(uv - 600000, 12500) + 1;
- }
- static struct omap_volt_pmic_info omap3_mpu_volt_info = {
- .slew_rate = 4000,
- .step_size = 12500,
- .on_volt = 1200000,
- .onlp_volt = 1000000,
- .ret_volt = 975000,
- .off_volt = 600000,
- .volt_setup_time = 0xfff,
- .vp_erroroffset = OMAP3_VP_CONFIG_ERROROFFSET,
- .vp_vstepmin = OMAP3_VP_VSTEPMIN_VSTEPMIN,
- .vp_vstepmax = OMAP3_VP_VSTEPMAX_VSTEPMAX,
- .vp_vddmin = OMAP3430_VP1_VLIMITTO_VDDMIN,
- .vp_vddmax = OMAP3430_VP1_VLIMITTO_VDDMAX,
- .vp_timeout_us = OMAP3_VP_VLIMITTO_TIMEOUT_US,
- .i2c_slave_addr = OMAP3_SRI2C_SLAVE_ADDR,
- .pmic_reg = OMAP3_VDD_MPU_SR_CONTROL_REG,
- .vsel_to_uv = twl4030_vsel_to_uv,
- .uv_to_vsel = twl4030_uv_to_vsel,
- };
- static struct omap_volt_pmic_info omap3_core_volt_info = {
- .slew_rate = 4000,
- .step_size = 12500,
- .on_volt = 1200000,
- .onlp_volt = 1000000,
- .ret_volt = 975000,
- .off_volt = 600000,
- .volt_setup_time = 0xfff,
- .vp_erroroffset = OMAP3_VP_CONFIG_ERROROFFSET,
- .vp_vstepmin = OMAP3_VP_VSTEPMIN_VSTEPMIN,
- .vp_vstepmax = OMAP3_VP_VSTEPMAX_VSTEPMAX,
- .vp_vddmin = OMAP3430_VP2_VLIMITTO_VDDMIN,
- .vp_vddmax = OMAP3430_VP2_VLIMITTO_VDDMAX,
- .vp_timeout_us = OMAP3_VP_VLIMITTO_TIMEOUT_US,
- .i2c_slave_addr = OMAP3_SRI2C_SLAVE_ADDR,
- .pmic_reg = OMAP3_VDD_CORE_SR_CONTROL_REG,
- .vsel_to_uv = twl4030_vsel_to_uv,
- .uv_to_vsel = twl4030_uv_to_vsel,
- };
- static struct omap_volt_pmic_info omap4_mpu_volt_info = {
- .slew_rate = 4000,
- .step_size = 12500,
- .on_volt = 1350000,
- .onlp_volt = 1350000,
- .ret_volt = 837500,
- .off_volt = 600000,
- .volt_setup_time = 0,
- .vp_erroroffset = OMAP4_VP_CONFIG_ERROROFFSET,
- .vp_vstepmin = OMAP4_VP_VSTEPMIN_VSTEPMIN,
- .vp_vstepmax = OMAP4_VP_VSTEPMAX_VSTEPMAX,
- .vp_vddmin = OMAP4_VP_MPU_VLIMITTO_VDDMIN,
- .vp_vddmax = OMAP4_VP_MPU_VLIMITTO_VDDMAX,
- .vp_timeout_us = OMAP4_VP_VLIMITTO_TIMEOUT_US,
- .i2c_slave_addr = OMAP4_SRI2C_SLAVE_ADDR,
- .pmic_reg = OMAP4_VDD_MPU_SR_VOLT_REG,
- .vsel_to_uv = twl6030_vsel_to_uv,
- .uv_to_vsel = twl6030_uv_to_vsel,
- };
- static struct omap_volt_pmic_info omap4_iva_volt_info = {
- .slew_rate = 4000,
- .step_size = 12500,
- .on_volt = 1100000,
- .onlp_volt = 1100000,
- .ret_volt = 837500,
- .off_volt = 600000,
- .volt_setup_time = 0,
- .vp_erroroffset = OMAP4_VP_CONFIG_ERROROFFSET,
- .vp_vstepmin = OMAP4_VP_VSTEPMIN_VSTEPMIN,
- .vp_vstepmax = OMAP4_VP_VSTEPMAX_VSTEPMAX,
- .vp_vddmin = OMAP4_VP_IVA_VLIMITTO_VDDMIN,
- .vp_vddmax = OMAP4_VP_IVA_VLIMITTO_VDDMAX,
- .vp_timeout_us = OMAP4_VP_VLIMITTO_TIMEOUT_US,
- .i2c_slave_addr = OMAP4_SRI2C_SLAVE_ADDR,
- .pmic_reg = OMAP4_VDD_IVA_SR_VOLT_REG,
- .vsel_to_uv = twl6030_vsel_to_uv,
- .uv_to_vsel = twl6030_uv_to_vsel,
- };
- static struct omap_volt_pmic_info omap4_core_volt_info = {
- .slew_rate = 4000,
- .step_size = 12500,
- .on_volt = 1100000,
- .onlp_volt = 1100000,
- .ret_volt = 837500,
- .off_volt = 600000,
- .volt_setup_time = 0,
- .vp_erroroffset = OMAP4_VP_CONFIG_ERROROFFSET,
- .vp_vstepmin = OMAP4_VP_VSTEPMIN_VSTEPMIN,
- .vp_vstepmax = OMAP4_VP_VSTEPMAX_VSTEPMAX,
- .vp_vddmin = OMAP4_VP_CORE_VLIMITTO_VDDMIN,
- .vp_vddmax = OMAP4_VP_CORE_VLIMITTO_VDDMAX,
- .vp_timeout_us = OMAP4_VP_VLIMITTO_TIMEOUT_US,
- .i2c_slave_addr = OMAP4_SRI2C_SLAVE_ADDR,
- .pmic_reg = OMAP4_VDD_CORE_SR_VOLT_REG,
- .vsel_to_uv = twl6030_vsel_to_uv,
- .uv_to_vsel = twl6030_uv_to_vsel,
- };
- int __init omap4_twl_init(void)
- {
- struct voltagedomain *voltdm;
- if (!cpu_is_omap44xx())
- return -ENODEV;
- voltdm = omap_voltage_domain_lookup("mpu");
- omap_voltage_register_pmic(voltdm, &omap4_mpu_volt_info);
- voltdm = omap_voltage_domain_lookup("iva");
- omap_voltage_register_pmic(voltdm, &omap4_iva_volt_info);
- voltdm = omap_voltage_domain_lookup("core");
- omap_voltage_register_pmic(voltdm, &omap4_core_volt_info);
- return 0;
- }
- int __init omap3_twl_init(void)
- {
- struct voltagedomain *voltdm;
- if (!cpu_is_omap34xx())
- return -ENODEV;
- if (cpu_is_omap3630()) {
- omap3_mpu_volt_info.vp_vddmin = OMAP3630_VP1_VLIMITTO_VDDMIN;
- omap3_mpu_volt_info.vp_vddmax = OMAP3630_VP1_VLIMITTO_VDDMAX;
- omap3_core_volt_info.vp_vddmin = OMAP3630_VP2_VLIMITTO_VDDMIN;
- omap3_core_volt_info.vp_vddmax = OMAP3630_VP2_VLIMITTO_VDDMAX;
- }
- voltdm = omap_voltage_domain_lookup("mpu");
- omap_voltage_register_pmic(voltdm, &omap3_mpu_volt_info);
- voltdm = omap_voltage_domain_lookup("core");
- omap_voltage_register_pmic(voltdm, &omap3_core_volt_info);
- return 0;
- }
|