resource_tracker.c 85 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757
  1. /*
  2. * Copyright (c) 2004, 2005 Topspin Communications. All rights reserved.
  3. * Copyright (c) 2005, 2006, 2007, 2008 Mellanox Technologies.
  4. * All rights reserved.
  5. * Copyright (c) 2005, 2006, 2007 Cisco Systems, Inc. All rights reserved.
  6. *
  7. * This software is available to you under a choice of one of two
  8. * licenses. You may choose to be licensed under the terms of the GNU
  9. * General Public License (GPL) Version 2, available from the file
  10. * COPYING in the main directory of this source tree, or the
  11. * OpenIB.org BSD license below:
  12. *
  13. * Redistribution and use in source and binary forms, with or
  14. * without modification, are permitted provided that the following
  15. * conditions are met:
  16. *
  17. * - Redistributions of source code must retain the above
  18. * copyright notice, this list of conditions and the following
  19. * disclaimer.
  20. *
  21. * - Redistributions in binary form must reproduce the above
  22. * copyright notice, this list of conditions and the following
  23. * disclaimer in the documentation and/or other materials
  24. * provided with the distribution.
  25. *
  26. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  27. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  28. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  29. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  30. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  31. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  32. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  33. * SOFTWARE.
  34. */
  35. #include <linux/sched.h>
  36. #include <linux/pci.h>
  37. #include <linux/errno.h>
  38. #include <linux/kernel.h>
  39. #include <linux/io.h>
  40. #include <linux/slab.h>
  41. #include <linux/mlx4/cmd.h>
  42. #include <linux/mlx4/qp.h>
  43. #include <linux/if_ether.h>
  44. #include <linux/etherdevice.h>
  45. #include "mlx4.h"
  46. #include "fw.h"
  47. #define MLX4_MAC_VALID (1ull << 63)
  48. struct mac_res {
  49. struct list_head list;
  50. u64 mac;
  51. u8 port;
  52. };
  53. struct res_common {
  54. struct list_head list;
  55. struct rb_node node;
  56. u64 res_id;
  57. int owner;
  58. int state;
  59. int from_state;
  60. int to_state;
  61. int removing;
  62. };
  63. enum {
  64. RES_ANY_BUSY = 1
  65. };
  66. struct res_gid {
  67. struct list_head list;
  68. u8 gid[16];
  69. enum mlx4_protocol prot;
  70. enum mlx4_steer_type steer;
  71. };
  72. enum res_qp_states {
  73. RES_QP_BUSY = RES_ANY_BUSY,
  74. /* QP number was allocated */
  75. RES_QP_RESERVED,
  76. /* ICM memory for QP context was mapped */
  77. RES_QP_MAPPED,
  78. /* QP is in hw ownership */
  79. RES_QP_HW
  80. };
  81. struct res_qp {
  82. struct res_common com;
  83. struct res_mtt *mtt;
  84. struct res_cq *rcq;
  85. struct res_cq *scq;
  86. struct res_srq *srq;
  87. struct list_head mcg_list;
  88. spinlock_t mcg_spl;
  89. int local_qpn;
  90. };
  91. enum res_mtt_states {
  92. RES_MTT_BUSY = RES_ANY_BUSY,
  93. RES_MTT_ALLOCATED,
  94. };
  95. static inline const char *mtt_states_str(enum res_mtt_states state)
  96. {
  97. switch (state) {
  98. case RES_MTT_BUSY: return "RES_MTT_BUSY";
  99. case RES_MTT_ALLOCATED: return "RES_MTT_ALLOCATED";
  100. default: return "Unknown";
  101. }
  102. }
  103. struct res_mtt {
  104. struct res_common com;
  105. int order;
  106. atomic_t ref_count;
  107. };
  108. enum res_mpt_states {
  109. RES_MPT_BUSY = RES_ANY_BUSY,
  110. RES_MPT_RESERVED,
  111. RES_MPT_MAPPED,
  112. RES_MPT_HW,
  113. };
  114. struct res_mpt {
  115. struct res_common com;
  116. struct res_mtt *mtt;
  117. int key;
  118. };
  119. enum res_eq_states {
  120. RES_EQ_BUSY = RES_ANY_BUSY,
  121. RES_EQ_RESERVED,
  122. RES_EQ_HW,
  123. };
  124. struct res_eq {
  125. struct res_common com;
  126. struct res_mtt *mtt;
  127. };
  128. enum res_cq_states {
  129. RES_CQ_BUSY = RES_ANY_BUSY,
  130. RES_CQ_ALLOCATED,
  131. RES_CQ_HW,
  132. };
  133. struct res_cq {
  134. struct res_common com;
  135. struct res_mtt *mtt;
  136. atomic_t ref_count;
  137. };
  138. enum res_srq_states {
  139. RES_SRQ_BUSY = RES_ANY_BUSY,
  140. RES_SRQ_ALLOCATED,
  141. RES_SRQ_HW,
  142. };
  143. struct res_srq {
  144. struct res_common com;
  145. struct res_mtt *mtt;
  146. struct res_cq *cq;
  147. atomic_t ref_count;
  148. };
  149. enum res_counter_states {
  150. RES_COUNTER_BUSY = RES_ANY_BUSY,
  151. RES_COUNTER_ALLOCATED,
  152. };
  153. struct res_counter {
  154. struct res_common com;
  155. int port;
  156. };
  157. enum res_xrcdn_states {
  158. RES_XRCD_BUSY = RES_ANY_BUSY,
  159. RES_XRCD_ALLOCATED,
  160. };
  161. struct res_xrcdn {
  162. struct res_common com;
  163. int port;
  164. };
  165. enum res_fs_rule_states {
  166. RES_FS_RULE_BUSY = RES_ANY_BUSY,
  167. RES_FS_RULE_ALLOCATED,
  168. };
  169. struct res_fs_rule {
  170. struct res_common com;
  171. };
  172. static void *res_tracker_lookup(struct rb_root *root, u64 res_id)
  173. {
  174. struct rb_node *node = root->rb_node;
  175. while (node) {
  176. struct res_common *res = container_of(node, struct res_common,
  177. node);
  178. if (res_id < res->res_id)
  179. node = node->rb_left;
  180. else if (res_id > res->res_id)
  181. node = node->rb_right;
  182. else
  183. return res;
  184. }
  185. return NULL;
  186. }
  187. static int res_tracker_insert(struct rb_root *root, struct res_common *res)
  188. {
  189. struct rb_node **new = &(root->rb_node), *parent = NULL;
  190. /* Figure out where to put new node */
  191. while (*new) {
  192. struct res_common *this = container_of(*new, struct res_common,
  193. node);
  194. parent = *new;
  195. if (res->res_id < this->res_id)
  196. new = &((*new)->rb_left);
  197. else if (res->res_id > this->res_id)
  198. new = &((*new)->rb_right);
  199. else
  200. return -EEXIST;
  201. }
  202. /* Add new node and rebalance tree. */
  203. rb_link_node(&res->node, parent, new);
  204. rb_insert_color(&res->node, root);
  205. return 0;
  206. }
  207. enum qp_transition {
  208. QP_TRANS_INIT2RTR,
  209. QP_TRANS_RTR2RTS,
  210. QP_TRANS_RTS2RTS,
  211. QP_TRANS_SQERR2RTS,
  212. QP_TRANS_SQD2SQD,
  213. QP_TRANS_SQD2RTS
  214. };
  215. /* For Debug uses */
  216. static const char *ResourceType(enum mlx4_resource rt)
  217. {
  218. switch (rt) {
  219. case RES_QP: return "RES_QP";
  220. case RES_CQ: return "RES_CQ";
  221. case RES_SRQ: return "RES_SRQ";
  222. case RES_MPT: return "RES_MPT";
  223. case RES_MTT: return "RES_MTT";
  224. case RES_MAC: return "RES_MAC";
  225. case RES_EQ: return "RES_EQ";
  226. case RES_COUNTER: return "RES_COUNTER";
  227. case RES_FS_RULE: return "RES_FS_RULE";
  228. case RES_XRCD: return "RES_XRCD";
  229. default: return "Unknown resource type !!!";
  230. };
  231. }
  232. int mlx4_init_resource_tracker(struct mlx4_dev *dev)
  233. {
  234. struct mlx4_priv *priv = mlx4_priv(dev);
  235. int i;
  236. int t;
  237. priv->mfunc.master.res_tracker.slave_list =
  238. kzalloc(dev->num_slaves * sizeof(struct slave_list),
  239. GFP_KERNEL);
  240. if (!priv->mfunc.master.res_tracker.slave_list)
  241. return -ENOMEM;
  242. for (i = 0 ; i < dev->num_slaves; i++) {
  243. for (t = 0; t < MLX4_NUM_OF_RESOURCE_TYPE; ++t)
  244. INIT_LIST_HEAD(&priv->mfunc.master.res_tracker.
  245. slave_list[i].res_list[t]);
  246. mutex_init(&priv->mfunc.master.res_tracker.slave_list[i].mutex);
  247. }
  248. mlx4_dbg(dev, "Started init_resource_tracker: %ld slaves\n",
  249. dev->num_slaves);
  250. for (i = 0 ; i < MLX4_NUM_OF_RESOURCE_TYPE; i++)
  251. priv->mfunc.master.res_tracker.res_tree[i] = RB_ROOT;
  252. spin_lock_init(&priv->mfunc.master.res_tracker.lock);
  253. return 0 ;
  254. }
  255. void mlx4_free_resource_tracker(struct mlx4_dev *dev,
  256. enum mlx4_res_tracker_free_type type)
  257. {
  258. struct mlx4_priv *priv = mlx4_priv(dev);
  259. int i;
  260. if (priv->mfunc.master.res_tracker.slave_list) {
  261. if (type != RES_TR_FREE_STRUCTS_ONLY)
  262. for (i = 0 ; i < dev->num_slaves; i++)
  263. if (type == RES_TR_FREE_ALL ||
  264. dev->caps.function != i)
  265. mlx4_delete_all_resources_for_slave(dev, i);
  266. if (type != RES_TR_FREE_SLAVES_ONLY) {
  267. kfree(priv->mfunc.master.res_tracker.slave_list);
  268. priv->mfunc.master.res_tracker.slave_list = NULL;
  269. }
  270. }
  271. }
  272. static void update_pkey_index(struct mlx4_dev *dev, int slave,
  273. struct mlx4_cmd_mailbox *inbox)
  274. {
  275. u8 sched = *(u8 *)(inbox->buf + 64);
  276. u8 orig_index = *(u8 *)(inbox->buf + 35);
  277. u8 new_index;
  278. struct mlx4_priv *priv = mlx4_priv(dev);
  279. int port;
  280. port = (sched >> 6 & 1) + 1;
  281. new_index = priv->virt2phys_pkey[slave][port - 1][orig_index];
  282. *(u8 *)(inbox->buf + 35) = new_index;
  283. mlx4_dbg(dev, "port = %d, orig pkey index = %d, "
  284. "new pkey index = %d\n", port, orig_index, new_index);
  285. }
  286. static void update_gid(struct mlx4_dev *dev, struct mlx4_cmd_mailbox *inbox,
  287. u8 slave)
  288. {
  289. struct mlx4_qp_context *qp_ctx = inbox->buf + 8;
  290. enum mlx4_qp_optpar optpar = be32_to_cpu(*(__be32 *) inbox->buf);
  291. u32 ts = (be32_to_cpu(qp_ctx->flags) >> 16) & 0xff;
  292. if (MLX4_QP_ST_UD == ts)
  293. qp_ctx->pri_path.mgid_index = 0x80 | slave;
  294. if (MLX4_QP_ST_RC == ts || MLX4_QP_ST_UC == ts) {
  295. if (optpar & MLX4_QP_OPTPAR_PRIMARY_ADDR_PATH)
  296. qp_ctx->pri_path.mgid_index = slave & 0x7F;
  297. if (optpar & MLX4_QP_OPTPAR_ALT_ADDR_PATH)
  298. qp_ctx->alt_path.mgid_index = slave & 0x7F;
  299. }
  300. mlx4_dbg(dev, "slave %d, new gid index: 0x%x ",
  301. slave, qp_ctx->pri_path.mgid_index);
  302. }
  303. static int mpt_mask(struct mlx4_dev *dev)
  304. {
  305. return dev->caps.num_mpts - 1;
  306. }
  307. static void *find_res(struct mlx4_dev *dev, int res_id,
  308. enum mlx4_resource type)
  309. {
  310. struct mlx4_priv *priv = mlx4_priv(dev);
  311. return res_tracker_lookup(&priv->mfunc.master.res_tracker.res_tree[type],
  312. res_id);
  313. }
  314. static int get_res(struct mlx4_dev *dev, int slave, u64 res_id,
  315. enum mlx4_resource type,
  316. void *res)
  317. {
  318. struct res_common *r;
  319. int err = 0;
  320. spin_lock_irq(mlx4_tlock(dev));
  321. r = find_res(dev, res_id, type);
  322. if (!r) {
  323. err = -ENONET;
  324. goto exit;
  325. }
  326. if (r->state == RES_ANY_BUSY) {
  327. err = -EBUSY;
  328. goto exit;
  329. }
  330. if (r->owner != slave) {
  331. err = -EPERM;
  332. goto exit;
  333. }
  334. r->from_state = r->state;
  335. r->state = RES_ANY_BUSY;
  336. if (res)
  337. *((struct res_common **)res) = r;
  338. exit:
  339. spin_unlock_irq(mlx4_tlock(dev));
  340. return err;
  341. }
  342. int mlx4_get_slave_from_resource_id(struct mlx4_dev *dev,
  343. enum mlx4_resource type,
  344. u64 res_id, int *slave)
  345. {
  346. struct res_common *r;
  347. int err = -ENOENT;
  348. int id = res_id;
  349. if (type == RES_QP)
  350. id &= 0x7fffff;
  351. spin_lock(mlx4_tlock(dev));
  352. r = find_res(dev, id, type);
  353. if (r) {
  354. *slave = r->owner;
  355. err = 0;
  356. }
  357. spin_unlock(mlx4_tlock(dev));
  358. return err;
  359. }
  360. static void put_res(struct mlx4_dev *dev, int slave, u64 res_id,
  361. enum mlx4_resource type)
  362. {
  363. struct res_common *r;
  364. spin_lock_irq(mlx4_tlock(dev));
  365. r = find_res(dev, res_id, type);
  366. if (r)
  367. r->state = r->from_state;
  368. spin_unlock_irq(mlx4_tlock(dev));
  369. }
  370. static struct res_common *alloc_qp_tr(int id)
  371. {
  372. struct res_qp *ret;
  373. ret = kzalloc(sizeof *ret, GFP_KERNEL);
  374. if (!ret)
  375. return NULL;
  376. ret->com.res_id = id;
  377. ret->com.state = RES_QP_RESERVED;
  378. ret->local_qpn = id;
  379. INIT_LIST_HEAD(&ret->mcg_list);
  380. spin_lock_init(&ret->mcg_spl);
  381. return &ret->com;
  382. }
  383. static struct res_common *alloc_mtt_tr(int id, int order)
  384. {
  385. struct res_mtt *ret;
  386. ret = kzalloc(sizeof *ret, GFP_KERNEL);
  387. if (!ret)
  388. return NULL;
  389. ret->com.res_id = id;
  390. ret->order = order;
  391. ret->com.state = RES_MTT_ALLOCATED;
  392. atomic_set(&ret->ref_count, 0);
  393. return &ret->com;
  394. }
  395. static struct res_common *alloc_mpt_tr(int id, int key)
  396. {
  397. struct res_mpt *ret;
  398. ret = kzalloc(sizeof *ret, GFP_KERNEL);
  399. if (!ret)
  400. return NULL;
  401. ret->com.res_id = id;
  402. ret->com.state = RES_MPT_RESERVED;
  403. ret->key = key;
  404. return &ret->com;
  405. }
  406. static struct res_common *alloc_eq_tr(int id)
  407. {
  408. struct res_eq *ret;
  409. ret = kzalloc(sizeof *ret, GFP_KERNEL);
  410. if (!ret)
  411. return NULL;
  412. ret->com.res_id = id;
  413. ret->com.state = RES_EQ_RESERVED;
  414. return &ret->com;
  415. }
  416. static struct res_common *alloc_cq_tr(int id)
  417. {
  418. struct res_cq *ret;
  419. ret = kzalloc(sizeof *ret, GFP_KERNEL);
  420. if (!ret)
  421. return NULL;
  422. ret->com.res_id = id;
  423. ret->com.state = RES_CQ_ALLOCATED;
  424. atomic_set(&ret->ref_count, 0);
  425. return &ret->com;
  426. }
  427. static struct res_common *alloc_srq_tr(int id)
  428. {
  429. struct res_srq *ret;
  430. ret = kzalloc(sizeof *ret, GFP_KERNEL);
  431. if (!ret)
  432. return NULL;
  433. ret->com.res_id = id;
  434. ret->com.state = RES_SRQ_ALLOCATED;
  435. atomic_set(&ret->ref_count, 0);
  436. return &ret->com;
  437. }
  438. static struct res_common *alloc_counter_tr(int id)
  439. {
  440. struct res_counter *ret;
  441. ret = kzalloc(sizeof *ret, GFP_KERNEL);
  442. if (!ret)
  443. return NULL;
  444. ret->com.res_id = id;
  445. ret->com.state = RES_COUNTER_ALLOCATED;
  446. return &ret->com;
  447. }
  448. static struct res_common *alloc_xrcdn_tr(int id)
  449. {
  450. struct res_xrcdn *ret;
  451. ret = kzalloc(sizeof *ret, GFP_KERNEL);
  452. if (!ret)
  453. return NULL;
  454. ret->com.res_id = id;
  455. ret->com.state = RES_XRCD_ALLOCATED;
  456. return &ret->com;
  457. }
  458. static struct res_common *alloc_fs_rule_tr(u64 id)
  459. {
  460. struct res_fs_rule *ret;
  461. ret = kzalloc(sizeof *ret, GFP_KERNEL);
  462. if (!ret)
  463. return NULL;
  464. ret->com.res_id = id;
  465. ret->com.state = RES_FS_RULE_ALLOCATED;
  466. return &ret->com;
  467. }
  468. static struct res_common *alloc_tr(u64 id, enum mlx4_resource type, int slave,
  469. int extra)
  470. {
  471. struct res_common *ret;
  472. switch (type) {
  473. case RES_QP:
  474. ret = alloc_qp_tr(id);
  475. break;
  476. case RES_MPT:
  477. ret = alloc_mpt_tr(id, extra);
  478. break;
  479. case RES_MTT:
  480. ret = alloc_mtt_tr(id, extra);
  481. break;
  482. case RES_EQ:
  483. ret = alloc_eq_tr(id);
  484. break;
  485. case RES_CQ:
  486. ret = alloc_cq_tr(id);
  487. break;
  488. case RES_SRQ:
  489. ret = alloc_srq_tr(id);
  490. break;
  491. case RES_MAC:
  492. printk(KERN_ERR "implementation missing\n");
  493. return NULL;
  494. case RES_COUNTER:
  495. ret = alloc_counter_tr(id);
  496. break;
  497. case RES_XRCD:
  498. ret = alloc_xrcdn_tr(id);
  499. break;
  500. case RES_FS_RULE:
  501. ret = alloc_fs_rule_tr(id);
  502. break;
  503. default:
  504. return NULL;
  505. }
  506. if (ret)
  507. ret->owner = slave;
  508. return ret;
  509. }
  510. static int add_res_range(struct mlx4_dev *dev, int slave, u64 base, int count,
  511. enum mlx4_resource type, int extra)
  512. {
  513. int i;
  514. int err;
  515. struct mlx4_priv *priv = mlx4_priv(dev);
  516. struct res_common **res_arr;
  517. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  518. struct rb_root *root = &tracker->res_tree[type];
  519. res_arr = kzalloc(count * sizeof *res_arr, GFP_KERNEL);
  520. if (!res_arr)
  521. return -ENOMEM;
  522. for (i = 0; i < count; ++i) {
  523. res_arr[i] = alloc_tr(base + i, type, slave, extra);
  524. if (!res_arr[i]) {
  525. for (--i; i >= 0; --i)
  526. kfree(res_arr[i]);
  527. kfree(res_arr);
  528. return -ENOMEM;
  529. }
  530. }
  531. spin_lock_irq(mlx4_tlock(dev));
  532. for (i = 0; i < count; ++i) {
  533. if (find_res(dev, base + i, type)) {
  534. err = -EEXIST;
  535. goto undo;
  536. }
  537. err = res_tracker_insert(root, res_arr[i]);
  538. if (err)
  539. goto undo;
  540. list_add_tail(&res_arr[i]->list,
  541. &tracker->slave_list[slave].res_list[type]);
  542. }
  543. spin_unlock_irq(mlx4_tlock(dev));
  544. kfree(res_arr);
  545. return 0;
  546. undo:
  547. for (--i; i >= base; --i)
  548. rb_erase(&res_arr[i]->node, root);
  549. spin_unlock_irq(mlx4_tlock(dev));
  550. for (i = 0; i < count; ++i)
  551. kfree(res_arr[i]);
  552. kfree(res_arr);
  553. return err;
  554. }
  555. static int remove_qp_ok(struct res_qp *res)
  556. {
  557. if (res->com.state == RES_QP_BUSY)
  558. return -EBUSY;
  559. else if (res->com.state != RES_QP_RESERVED)
  560. return -EPERM;
  561. return 0;
  562. }
  563. static int remove_mtt_ok(struct res_mtt *res, int order)
  564. {
  565. if (res->com.state == RES_MTT_BUSY ||
  566. atomic_read(&res->ref_count)) {
  567. printk(KERN_DEBUG "%s-%d: state %s, ref_count %d\n",
  568. __func__, __LINE__,
  569. mtt_states_str(res->com.state),
  570. atomic_read(&res->ref_count));
  571. return -EBUSY;
  572. } else if (res->com.state != RES_MTT_ALLOCATED)
  573. return -EPERM;
  574. else if (res->order != order)
  575. return -EINVAL;
  576. return 0;
  577. }
  578. static int remove_mpt_ok(struct res_mpt *res)
  579. {
  580. if (res->com.state == RES_MPT_BUSY)
  581. return -EBUSY;
  582. else if (res->com.state != RES_MPT_RESERVED)
  583. return -EPERM;
  584. return 0;
  585. }
  586. static int remove_eq_ok(struct res_eq *res)
  587. {
  588. if (res->com.state == RES_MPT_BUSY)
  589. return -EBUSY;
  590. else if (res->com.state != RES_MPT_RESERVED)
  591. return -EPERM;
  592. return 0;
  593. }
  594. static int remove_counter_ok(struct res_counter *res)
  595. {
  596. if (res->com.state == RES_COUNTER_BUSY)
  597. return -EBUSY;
  598. else if (res->com.state != RES_COUNTER_ALLOCATED)
  599. return -EPERM;
  600. return 0;
  601. }
  602. static int remove_xrcdn_ok(struct res_xrcdn *res)
  603. {
  604. if (res->com.state == RES_XRCD_BUSY)
  605. return -EBUSY;
  606. else if (res->com.state != RES_XRCD_ALLOCATED)
  607. return -EPERM;
  608. return 0;
  609. }
  610. static int remove_fs_rule_ok(struct res_fs_rule *res)
  611. {
  612. if (res->com.state == RES_FS_RULE_BUSY)
  613. return -EBUSY;
  614. else if (res->com.state != RES_FS_RULE_ALLOCATED)
  615. return -EPERM;
  616. return 0;
  617. }
  618. static int remove_cq_ok(struct res_cq *res)
  619. {
  620. if (res->com.state == RES_CQ_BUSY)
  621. return -EBUSY;
  622. else if (res->com.state != RES_CQ_ALLOCATED)
  623. return -EPERM;
  624. return 0;
  625. }
  626. static int remove_srq_ok(struct res_srq *res)
  627. {
  628. if (res->com.state == RES_SRQ_BUSY)
  629. return -EBUSY;
  630. else if (res->com.state != RES_SRQ_ALLOCATED)
  631. return -EPERM;
  632. return 0;
  633. }
  634. static int remove_ok(struct res_common *res, enum mlx4_resource type, int extra)
  635. {
  636. switch (type) {
  637. case RES_QP:
  638. return remove_qp_ok((struct res_qp *)res);
  639. case RES_CQ:
  640. return remove_cq_ok((struct res_cq *)res);
  641. case RES_SRQ:
  642. return remove_srq_ok((struct res_srq *)res);
  643. case RES_MPT:
  644. return remove_mpt_ok((struct res_mpt *)res);
  645. case RES_MTT:
  646. return remove_mtt_ok((struct res_mtt *)res, extra);
  647. case RES_MAC:
  648. return -ENOSYS;
  649. case RES_EQ:
  650. return remove_eq_ok((struct res_eq *)res);
  651. case RES_COUNTER:
  652. return remove_counter_ok((struct res_counter *)res);
  653. case RES_XRCD:
  654. return remove_xrcdn_ok((struct res_xrcdn *)res);
  655. case RES_FS_RULE:
  656. return remove_fs_rule_ok((struct res_fs_rule *)res);
  657. default:
  658. return -EINVAL;
  659. }
  660. }
  661. static int rem_res_range(struct mlx4_dev *dev, int slave, u64 base, int count,
  662. enum mlx4_resource type, int extra)
  663. {
  664. u64 i;
  665. int err;
  666. struct mlx4_priv *priv = mlx4_priv(dev);
  667. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  668. struct res_common *r;
  669. spin_lock_irq(mlx4_tlock(dev));
  670. for (i = base; i < base + count; ++i) {
  671. r = res_tracker_lookup(&tracker->res_tree[type], i);
  672. if (!r) {
  673. err = -ENOENT;
  674. goto out;
  675. }
  676. if (r->owner != slave) {
  677. err = -EPERM;
  678. goto out;
  679. }
  680. err = remove_ok(r, type, extra);
  681. if (err)
  682. goto out;
  683. }
  684. for (i = base; i < base + count; ++i) {
  685. r = res_tracker_lookup(&tracker->res_tree[type], i);
  686. rb_erase(&r->node, &tracker->res_tree[type]);
  687. list_del(&r->list);
  688. kfree(r);
  689. }
  690. err = 0;
  691. out:
  692. spin_unlock_irq(mlx4_tlock(dev));
  693. return err;
  694. }
  695. static int qp_res_start_move_to(struct mlx4_dev *dev, int slave, int qpn,
  696. enum res_qp_states state, struct res_qp **qp,
  697. int alloc)
  698. {
  699. struct mlx4_priv *priv = mlx4_priv(dev);
  700. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  701. struct res_qp *r;
  702. int err = 0;
  703. spin_lock_irq(mlx4_tlock(dev));
  704. r = res_tracker_lookup(&tracker->res_tree[RES_QP], qpn);
  705. if (!r)
  706. err = -ENOENT;
  707. else if (r->com.owner != slave)
  708. err = -EPERM;
  709. else {
  710. switch (state) {
  711. case RES_QP_BUSY:
  712. mlx4_dbg(dev, "%s: failed RES_QP, 0x%llx\n",
  713. __func__, r->com.res_id);
  714. err = -EBUSY;
  715. break;
  716. case RES_QP_RESERVED:
  717. if (r->com.state == RES_QP_MAPPED && !alloc)
  718. break;
  719. mlx4_dbg(dev, "failed RES_QP, 0x%llx\n", r->com.res_id);
  720. err = -EINVAL;
  721. break;
  722. case RES_QP_MAPPED:
  723. if ((r->com.state == RES_QP_RESERVED && alloc) ||
  724. r->com.state == RES_QP_HW)
  725. break;
  726. else {
  727. mlx4_dbg(dev, "failed RES_QP, 0x%llx\n",
  728. r->com.res_id);
  729. err = -EINVAL;
  730. }
  731. break;
  732. case RES_QP_HW:
  733. if (r->com.state != RES_QP_MAPPED)
  734. err = -EINVAL;
  735. break;
  736. default:
  737. err = -EINVAL;
  738. }
  739. if (!err) {
  740. r->com.from_state = r->com.state;
  741. r->com.to_state = state;
  742. r->com.state = RES_QP_BUSY;
  743. if (qp)
  744. *qp = r;
  745. }
  746. }
  747. spin_unlock_irq(mlx4_tlock(dev));
  748. return err;
  749. }
  750. static int mr_res_start_move_to(struct mlx4_dev *dev, int slave, int index,
  751. enum res_mpt_states state, struct res_mpt **mpt)
  752. {
  753. struct mlx4_priv *priv = mlx4_priv(dev);
  754. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  755. struct res_mpt *r;
  756. int err = 0;
  757. spin_lock_irq(mlx4_tlock(dev));
  758. r = res_tracker_lookup(&tracker->res_tree[RES_MPT], index);
  759. if (!r)
  760. err = -ENOENT;
  761. else if (r->com.owner != slave)
  762. err = -EPERM;
  763. else {
  764. switch (state) {
  765. case RES_MPT_BUSY:
  766. err = -EINVAL;
  767. break;
  768. case RES_MPT_RESERVED:
  769. if (r->com.state != RES_MPT_MAPPED)
  770. err = -EINVAL;
  771. break;
  772. case RES_MPT_MAPPED:
  773. if (r->com.state != RES_MPT_RESERVED &&
  774. r->com.state != RES_MPT_HW)
  775. err = -EINVAL;
  776. break;
  777. case RES_MPT_HW:
  778. if (r->com.state != RES_MPT_MAPPED)
  779. err = -EINVAL;
  780. break;
  781. default:
  782. err = -EINVAL;
  783. }
  784. if (!err) {
  785. r->com.from_state = r->com.state;
  786. r->com.to_state = state;
  787. r->com.state = RES_MPT_BUSY;
  788. if (mpt)
  789. *mpt = r;
  790. }
  791. }
  792. spin_unlock_irq(mlx4_tlock(dev));
  793. return err;
  794. }
  795. static int eq_res_start_move_to(struct mlx4_dev *dev, int slave, int index,
  796. enum res_eq_states state, struct res_eq **eq)
  797. {
  798. struct mlx4_priv *priv = mlx4_priv(dev);
  799. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  800. struct res_eq *r;
  801. int err = 0;
  802. spin_lock_irq(mlx4_tlock(dev));
  803. r = res_tracker_lookup(&tracker->res_tree[RES_EQ], index);
  804. if (!r)
  805. err = -ENOENT;
  806. else if (r->com.owner != slave)
  807. err = -EPERM;
  808. else {
  809. switch (state) {
  810. case RES_EQ_BUSY:
  811. err = -EINVAL;
  812. break;
  813. case RES_EQ_RESERVED:
  814. if (r->com.state != RES_EQ_HW)
  815. err = -EINVAL;
  816. break;
  817. case RES_EQ_HW:
  818. if (r->com.state != RES_EQ_RESERVED)
  819. err = -EINVAL;
  820. break;
  821. default:
  822. err = -EINVAL;
  823. }
  824. if (!err) {
  825. r->com.from_state = r->com.state;
  826. r->com.to_state = state;
  827. r->com.state = RES_EQ_BUSY;
  828. if (eq)
  829. *eq = r;
  830. }
  831. }
  832. spin_unlock_irq(mlx4_tlock(dev));
  833. return err;
  834. }
  835. static int cq_res_start_move_to(struct mlx4_dev *dev, int slave, int cqn,
  836. enum res_cq_states state, struct res_cq **cq)
  837. {
  838. struct mlx4_priv *priv = mlx4_priv(dev);
  839. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  840. struct res_cq *r;
  841. int err;
  842. spin_lock_irq(mlx4_tlock(dev));
  843. r = res_tracker_lookup(&tracker->res_tree[RES_CQ], cqn);
  844. if (!r)
  845. err = -ENOENT;
  846. else if (r->com.owner != slave)
  847. err = -EPERM;
  848. else {
  849. switch (state) {
  850. case RES_CQ_BUSY:
  851. err = -EBUSY;
  852. break;
  853. case RES_CQ_ALLOCATED:
  854. if (r->com.state != RES_CQ_HW)
  855. err = -EINVAL;
  856. else if (atomic_read(&r->ref_count))
  857. err = -EBUSY;
  858. else
  859. err = 0;
  860. break;
  861. case RES_CQ_HW:
  862. if (r->com.state != RES_CQ_ALLOCATED)
  863. err = -EINVAL;
  864. else
  865. err = 0;
  866. break;
  867. default:
  868. err = -EINVAL;
  869. }
  870. if (!err) {
  871. r->com.from_state = r->com.state;
  872. r->com.to_state = state;
  873. r->com.state = RES_CQ_BUSY;
  874. if (cq)
  875. *cq = r;
  876. }
  877. }
  878. spin_unlock_irq(mlx4_tlock(dev));
  879. return err;
  880. }
  881. static int srq_res_start_move_to(struct mlx4_dev *dev, int slave, int index,
  882. enum res_cq_states state, struct res_srq **srq)
  883. {
  884. struct mlx4_priv *priv = mlx4_priv(dev);
  885. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  886. struct res_srq *r;
  887. int err = 0;
  888. spin_lock_irq(mlx4_tlock(dev));
  889. r = res_tracker_lookup(&tracker->res_tree[RES_SRQ], index);
  890. if (!r)
  891. err = -ENOENT;
  892. else if (r->com.owner != slave)
  893. err = -EPERM;
  894. else {
  895. switch (state) {
  896. case RES_SRQ_BUSY:
  897. err = -EINVAL;
  898. break;
  899. case RES_SRQ_ALLOCATED:
  900. if (r->com.state != RES_SRQ_HW)
  901. err = -EINVAL;
  902. else if (atomic_read(&r->ref_count))
  903. err = -EBUSY;
  904. break;
  905. case RES_SRQ_HW:
  906. if (r->com.state != RES_SRQ_ALLOCATED)
  907. err = -EINVAL;
  908. break;
  909. default:
  910. err = -EINVAL;
  911. }
  912. if (!err) {
  913. r->com.from_state = r->com.state;
  914. r->com.to_state = state;
  915. r->com.state = RES_SRQ_BUSY;
  916. if (srq)
  917. *srq = r;
  918. }
  919. }
  920. spin_unlock_irq(mlx4_tlock(dev));
  921. return err;
  922. }
  923. static void res_abort_move(struct mlx4_dev *dev, int slave,
  924. enum mlx4_resource type, int id)
  925. {
  926. struct mlx4_priv *priv = mlx4_priv(dev);
  927. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  928. struct res_common *r;
  929. spin_lock_irq(mlx4_tlock(dev));
  930. r = res_tracker_lookup(&tracker->res_tree[type], id);
  931. if (r && (r->owner == slave))
  932. r->state = r->from_state;
  933. spin_unlock_irq(mlx4_tlock(dev));
  934. }
  935. static void res_end_move(struct mlx4_dev *dev, int slave,
  936. enum mlx4_resource type, int id)
  937. {
  938. struct mlx4_priv *priv = mlx4_priv(dev);
  939. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  940. struct res_common *r;
  941. spin_lock_irq(mlx4_tlock(dev));
  942. r = res_tracker_lookup(&tracker->res_tree[type], id);
  943. if (r && (r->owner == slave))
  944. r->state = r->to_state;
  945. spin_unlock_irq(mlx4_tlock(dev));
  946. }
  947. static int valid_reserved(struct mlx4_dev *dev, int slave, int qpn)
  948. {
  949. return mlx4_is_qp_reserved(dev, qpn) &&
  950. (mlx4_is_master(dev) || mlx4_is_guest_proxy(dev, slave, qpn));
  951. }
  952. static int fw_reserved(struct mlx4_dev *dev, int qpn)
  953. {
  954. return qpn < dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW];
  955. }
  956. static int qp_alloc_res(struct mlx4_dev *dev, int slave, int op, int cmd,
  957. u64 in_param, u64 *out_param)
  958. {
  959. int err;
  960. int count;
  961. int align;
  962. int base;
  963. int qpn;
  964. switch (op) {
  965. case RES_OP_RESERVE:
  966. count = get_param_l(&in_param);
  967. align = get_param_h(&in_param);
  968. err = __mlx4_qp_reserve_range(dev, count, align, &base);
  969. if (err)
  970. return err;
  971. err = add_res_range(dev, slave, base, count, RES_QP, 0);
  972. if (err) {
  973. __mlx4_qp_release_range(dev, base, count);
  974. return err;
  975. }
  976. set_param_l(out_param, base);
  977. break;
  978. case RES_OP_MAP_ICM:
  979. qpn = get_param_l(&in_param) & 0x7fffff;
  980. if (valid_reserved(dev, slave, qpn)) {
  981. err = add_res_range(dev, slave, qpn, 1, RES_QP, 0);
  982. if (err)
  983. return err;
  984. }
  985. err = qp_res_start_move_to(dev, slave, qpn, RES_QP_MAPPED,
  986. NULL, 1);
  987. if (err)
  988. return err;
  989. if (!fw_reserved(dev, qpn)) {
  990. err = __mlx4_qp_alloc_icm(dev, qpn);
  991. if (err) {
  992. res_abort_move(dev, slave, RES_QP, qpn);
  993. return err;
  994. }
  995. }
  996. res_end_move(dev, slave, RES_QP, qpn);
  997. break;
  998. default:
  999. err = -EINVAL;
  1000. break;
  1001. }
  1002. return err;
  1003. }
  1004. static int mtt_alloc_res(struct mlx4_dev *dev, int slave, int op, int cmd,
  1005. u64 in_param, u64 *out_param)
  1006. {
  1007. int err = -EINVAL;
  1008. int base;
  1009. int order;
  1010. if (op != RES_OP_RESERVE_AND_MAP)
  1011. return err;
  1012. order = get_param_l(&in_param);
  1013. base = __mlx4_alloc_mtt_range(dev, order);
  1014. if (base == -1)
  1015. return -ENOMEM;
  1016. err = add_res_range(dev, slave, base, 1, RES_MTT, order);
  1017. if (err)
  1018. __mlx4_free_mtt_range(dev, base, order);
  1019. else
  1020. set_param_l(out_param, base);
  1021. return err;
  1022. }
  1023. static int mpt_alloc_res(struct mlx4_dev *dev, int slave, int op, int cmd,
  1024. u64 in_param, u64 *out_param)
  1025. {
  1026. int err = -EINVAL;
  1027. int index;
  1028. int id;
  1029. struct res_mpt *mpt;
  1030. switch (op) {
  1031. case RES_OP_RESERVE:
  1032. index = __mlx4_mr_reserve(dev);
  1033. if (index == -1)
  1034. break;
  1035. id = index & mpt_mask(dev);
  1036. err = add_res_range(dev, slave, id, 1, RES_MPT, index);
  1037. if (err) {
  1038. __mlx4_mr_release(dev, index);
  1039. break;
  1040. }
  1041. set_param_l(out_param, index);
  1042. break;
  1043. case RES_OP_MAP_ICM:
  1044. index = get_param_l(&in_param);
  1045. id = index & mpt_mask(dev);
  1046. err = mr_res_start_move_to(dev, slave, id,
  1047. RES_MPT_MAPPED, &mpt);
  1048. if (err)
  1049. return err;
  1050. err = __mlx4_mr_alloc_icm(dev, mpt->key);
  1051. if (err) {
  1052. res_abort_move(dev, slave, RES_MPT, id);
  1053. return err;
  1054. }
  1055. res_end_move(dev, slave, RES_MPT, id);
  1056. break;
  1057. }
  1058. return err;
  1059. }
  1060. static int cq_alloc_res(struct mlx4_dev *dev, int slave, int op, int cmd,
  1061. u64 in_param, u64 *out_param)
  1062. {
  1063. int cqn;
  1064. int err;
  1065. switch (op) {
  1066. case RES_OP_RESERVE_AND_MAP:
  1067. err = __mlx4_cq_alloc_icm(dev, &cqn);
  1068. if (err)
  1069. break;
  1070. err = add_res_range(dev, slave, cqn, 1, RES_CQ, 0);
  1071. if (err) {
  1072. __mlx4_cq_free_icm(dev, cqn);
  1073. break;
  1074. }
  1075. set_param_l(out_param, cqn);
  1076. break;
  1077. default:
  1078. err = -EINVAL;
  1079. }
  1080. return err;
  1081. }
  1082. static int srq_alloc_res(struct mlx4_dev *dev, int slave, int op, int cmd,
  1083. u64 in_param, u64 *out_param)
  1084. {
  1085. int srqn;
  1086. int err;
  1087. switch (op) {
  1088. case RES_OP_RESERVE_AND_MAP:
  1089. err = __mlx4_srq_alloc_icm(dev, &srqn);
  1090. if (err)
  1091. break;
  1092. err = add_res_range(dev, slave, srqn, 1, RES_SRQ, 0);
  1093. if (err) {
  1094. __mlx4_srq_free_icm(dev, srqn);
  1095. break;
  1096. }
  1097. set_param_l(out_param, srqn);
  1098. break;
  1099. default:
  1100. err = -EINVAL;
  1101. }
  1102. return err;
  1103. }
  1104. static int mac_add_to_slave(struct mlx4_dev *dev, int slave, u64 mac, int port)
  1105. {
  1106. struct mlx4_priv *priv = mlx4_priv(dev);
  1107. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  1108. struct mac_res *res;
  1109. res = kzalloc(sizeof *res, GFP_KERNEL);
  1110. if (!res)
  1111. return -ENOMEM;
  1112. res->mac = mac;
  1113. res->port = (u8) port;
  1114. list_add_tail(&res->list,
  1115. &tracker->slave_list[slave].res_list[RES_MAC]);
  1116. return 0;
  1117. }
  1118. static void mac_del_from_slave(struct mlx4_dev *dev, int slave, u64 mac,
  1119. int port)
  1120. {
  1121. struct mlx4_priv *priv = mlx4_priv(dev);
  1122. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  1123. struct list_head *mac_list =
  1124. &tracker->slave_list[slave].res_list[RES_MAC];
  1125. struct mac_res *res, *tmp;
  1126. list_for_each_entry_safe(res, tmp, mac_list, list) {
  1127. if (res->mac == mac && res->port == (u8) port) {
  1128. list_del(&res->list);
  1129. kfree(res);
  1130. break;
  1131. }
  1132. }
  1133. }
  1134. static void rem_slave_macs(struct mlx4_dev *dev, int slave)
  1135. {
  1136. struct mlx4_priv *priv = mlx4_priv(dev);
  1137. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  1138. struct list_head *mac_list =
  1139. &tracker->slave_list[slave].res_list[RES_MAC];
  1140. struct mac_res *res, *tmp;
  1141. list_for_each_entry_safe(res, tmp, mac_list, list) {
  1142. list_del(&res->list);
  1143. __mlx4_unregister_mac(dev, res->port, res->mac);
  1144. kfree(res);
  1145. }
  1146. }
  1147. static int mac_alloc_res(struct mlx4_dev *dev, int slave, int op, int cmd,
  1148. u64 in_param, u64 *out_param)
  1149. {
  1150. int err = -EINVAL;
  1151. int port;
  1152. u64 mac;
  1153. if (op != RES_OP_RESERVE_AND_MAP)
  1154. return err;
  1155. port = get_param_l(out_param);
  1156. mac = in_param;
  1157. err = __mlx4_register_mac(dev, port, mac);
  1158. if (err >= 0) {
  1159. set_param_l(out_param, err);
  1160. err = 0;
  1161. }
  1162. if (!err) {
  1163. err = mac_add_to_slave(dev, slave, mac, port);
  1164. if (err)
  1165. __mlx4_unregister_mac(dev, port, mac);
  1166. }
  1167. return err;
  1168. }
  1169. static int vlan_alloc_res(struct mlx4_dev *dev, int slave, int op, int cmd,
  1170. u64 in_param, u64 *out_param)
  1171. {
  1172. return 0;
  1173. }
  1174. static int counter_alloc_res(struct mlx4_dev *dev, int slave, int op, int cmd,
  1175. u64 in_param, u64 *out_param)
  1176. {
  1177. u32 index;
  1178. int err;
  1179. if (op != RES_OP_RESERVE)
  1180. return -EINVAL;
  1181. err = __mlx4_counter_alloc(dev, &index);
  1182. if (err)
  1183. return err;
  1184. err = add_res_range(dev, slave, index, 1, RES_COUNTER, 0);
  1185. if (err)
  1186. __mlx4_counter_free(dev, index);
  1187. else
  1188. set_param_l(out_param, index);
  1189. return err;
  1190. }
  1191. static int xrcdn_alloc_res(struct mlx4_dev *dev, int slave, int op, int cmd,
  1192. u64 in_param, u64 *out_param)
  1193. {
  1194. u32 xrcdn;
  1195. int err;
  1196. if (op != RES_OP_RESERVE)
  1197. return -EINVAL;
  1198. err = __mlx4_xrcd_alloc(dev, &xrcdn);
  1199. if (err)
  1200. return err;
  1201. err = add_res_range(dev, slave, xrcdn, 1, RES_XRCD, 0);
  1202. if (err)
  1203. __mlx4_xrcd_free(dev, xrcdn);
  1204. else
  1205. set_param_l(out_param, xrcdn);
  1206. return err;
  1207. }
  1208. int mlx4_ALLOC_RES_wrapper(struct mlx4_dev *dev, int slave,
  1209. struct mlx4_vhcr *vhcr,
  1210. struct mlx4_cmd_mailbox *inbox,
  1211. struct mlx4_cmd_mailbox *outbox,
  1212. struct mlx4_cmd_info *cmd)
  1213. {
  1214. int err;
  1215. int alop = vhcr->op_modifier;
  1216. switch (vhcr->in_modifier) {
  1217. case RES_QP:
  1218. err = qp_alloc_res(dev, slave, vhcr->op_modifier, alop,
  1219. vhcr->in_param, &vhcr->out_param);
  1220. break;
  1221. case RES_MTT:
  1222. err = mtt_alloc_res(dev, slave, vhcr->op_modifier, alop,
  1223. vhcr->in_param, &vhcr->out_param);
  1224. break;
  1225. case RES_MPT:
  1226. err = mpt_alloc_res(dev, slave, vhcr->op_modifier, alop,
  1227. vhcr->in_param, &vhcr->out_param);
  1228. break;
  1229. case RES_CQ:
  1230. err = cq_alloc_res(dev, slave, vhcr->op_modifier, alop,
  1231. vhcr->in_param, &vhcr->out_param);
  1232. break;
  1233. case RES_SRQ:
  1234. err = srq_alloc_res(dev, slave, vhcr->op_modifier, alop,
  1235. vhcr->in_param, &vhcr->out_param);
  1236. break;
  1237. case RES_MAC:
  1238. err = mac_alloc_res(dev, slave, vhcr->op_modifier, alop,
  1239. vhcr->in_param, &vhcr->out_param);
  1240. break;
  1241. case RES_VLAN:
  1242. err = vlan_alloc_res(dev, slave, vhcr->op_modifier, alop,
  1243. vhcr->in_param, &vhcr->out_param);
  1244. break;
  1245. case RES_COUNTER:
  1246. err = counter_alloc_res(dev, slave, vhcr->op_modifier, alop,
  1247. vhcr->in_param, &vhcr->out_param);
  1248. break;
  1249. case RES_XRCD:
  1250. err = xrcdn_alloc_res(dev, slave, vhcr->op_modifier, alop,
  1251. vhcr->in_param, &vhcr->out_param);
  1252. break;
  1253. default:
  1254. err = -EINVAL;
  1255. break;
  1256. }
  1257. return err;
  1258. }
  1259. static int qp_free_res(struct mlx4_dev *dev, int slave, int op, int cmd,
  1260. u64 in_param)
  1261. {
  1262. int err;
  1263. int count;
  1264. int base;
  1265. int qpn;
  1266. switch (op) {
  1267. case RES_OP_RESERVE:
  1268. base = get_param_l(&in_param) & 0x7fffff;
  1269. count = get_param_h(&in_param);
  1270. err = rem_res_range(dev, slave, base, count, RES_QP, 0);
  1271. if (err)
  1272. break;
  1273. __mlx4_qp_release_range(dev, base, count);
  1274. break;
  1275. case RES_OP_MAP_ICM:
  1276. qpn = get_param_l(&in_param) & 0x7fffff;
  1277. err = qp_res_start_move_to(dev, slave, qpn, RES_QP_RESERVED,
  1278. NULL, 0);
  1279. if (err)
  1280. return err;
  1281. if (!fw_reserved(dev, qpn))
  1282. __mlx4_qp_free_icm(dev, qpn);
  1283. res_end_move(dev, slave, RES_QP, qpn);
  1284. if (valid_reserved(dev, slave, qpn))
  1285. err = rem_res_range(dev, slave, qpn, 1, RES_QP, 0);
  1286. break;
  1287. default:
  1288. err = -EINVAL;
  1289. break;
  1290. }
  1291. return err;
  1292. }
  1293. static int mtt_free_res(struct mlx4_dev *dev, int slave, int op, int cmd,
  1294. u64 in_param, u64 *out_param)
  1295. {
  1296. int err = -EINVAL;
  1297. int base;
  1298. int order;
  1299. if (op != RES_OP_RESERVE_AND_MAP)
  1300. return err;
  1301. base = get_param_l(&in_param);
  1302. order = get_param_h(&in_param);
  1303. err = rem_res_range(dev, slave, base, 1, RES_MTT, order);
  1304. if (!err)
  1305. __mlx4_free_mtt_range(dev, base, order);
  1306. return err;
  1307. }
  1308. static int mpt_free_res(struct mlx4_dev *dev, int slave, int op, int cmd,
  1309. u64 in_param)
  1310. {
  1311. int err = -EINVAL;
  1312. int index;
  1313. int id;
  1314. struct res_mpt *mpt;
  1315. switch (op) {
  1316. case RES_OP_RESERVE:
  1317. index = get_param_l(&in_param);
  1318. id = index & mpt_mask(dev);
  1319. err = get_res(dev, slave, id, RES_MPT, &mpt);
  1320. if (err)
  1321. break;
  1322. index = mpt->key;
  1323. put_res(dev, slave, id, RES_MPT);
  1324. err = rem_res_range(dev, slave, id, 1, RES_MPT, 0);
  1325. if (err)
  1326. break;
  1327. __mlx4_mr_release(dev, index);
  1328. break;
  1329. case RES_OP_MAP_ICM:
  1330. index = get_param_l(&in_param);
  1331. id = index & mpt_mask(dev);
  1332. err = mr_res_start_move_to(dev, slave, id,
  1333. RES_MPT_RESERVED, &mpt);
  1334. if (err)
  1335. return err;
  1336. __mlx4_mr_free_icm(dev, mpt->key);
  1337. res_end_move(dev, slave, RES_MPT, id);
  1338. return err;
  1339. break;
  1340. default:
  1341. err = -EINVAL;
  1342. break;
  1343. }
  1344. return err;
  1345. }
  1346. static int cq_free_res(struct mlx4_dev *dev, int slave, int op, int cmd,
  1347. u64 in_param, u64 *out_param)
  1348. {
  1349. int cqn;
  1350. int err;
  1351. switch (op) {
  1352. case RES_OP_RESERVE_AND_MAP:
  1353. cqn = get_param_l(&in_param);
  1354. err = rem_res_range(dev, slave, cqn, 1, RES_CQ, 0);
  1355. if (err)
  1356. break;
  1357. __mlx4_cq_free_icm(dev, cqn);
  1358. break;
  1359. default:
  1360. err = -EINVAL;
  1361. break;
  1362. }
  1363. return err;
  1364. }
  1365. static int srq_free_res(struct mlx4_dev *dev, int slave, int op, int cmd,
  1366. u64 in_param, u64 *out_param)
  1367. {
  1368. int srqn;
  1369. int err;
  1370. switch (op) {
  1371. case RES_OP_RESERVE_AND_MAP:
  1372. srqn = get_param_l(&in_param);
  1373. err = rem_res_range(dev, slave, srqn, 1, RES_SRQ, 0);
  1374. if (err)
  1375. break;
  1376. __mlx4_srq_free_icm(dev, srqn);
  1377. break;
  1378. default:
  1379. err = -EINVAL;
  1380. break;
  1381. }
  1382. return err;
  1383. }
  1384. static int mac_free_res(struct mlx4_dev *dev, int slave, int op, int cmd,
  1385. u64 in_param, u64 *out_param)
  1386. {
  1387. int port;
  1388. int err = 0;
  1389. switch (op) {
  1390. case RES_OP_RESERVE_AND_MAP:
  1391. port = get_param_l(out_param);
  1392. mac_del_from_slave(dev, slave, in_param, port);
  1393. __mlx4_unregister_mac(dev, port, in_param);
  1394. break;
  1395. default:
  1396. err = -EINVAL;
  1397. break;
  1398. }
  1399. return err;
  1400. }
  1401. static int vlan_free_res(struct mlx4_dev *dev, int slave, int op, int cmd,
  1402. u64 in_param, u64 *out_param)
  1403. {
  1404. return 0;
  1405. }
  1406. static int counter_free_res(struct mlx4_dev *dev, int slave, int op, int cmd,
  1407. u64 in_param, u64 *out_param)
  1408. {
  1409. int index;
  1410. int err;
  1411. if (op != RES_OP_RESERVE)
  1412. return -EINVAL;
  1413. index = get_param_l(&in_param);
  1414. err = rem_res_range(dev, slave, index, 1, RES_COUNTER, 0);
  1415. if (err)
  1416. return err;
  1417. __mlx4_counter_free(dev, index);
  1418. return err;
  1419. }
  1420. static int xrcdn_free_res(struct mlx4_dev *dev, int slave, int op, int cmd,
  1421. u64 in_param, u64 *out_param)
  1422. {
  1423. int xrcdn;
  1424. int err;
  1425. if (op != RES_OP_RESERVE)
  1426. return -EINVAL;
  1427. xrcdn = get_param_l(&in_param);
  1428. err = rem_res_range(dev, slave, xrcdn, 1, RES_XRCD, 0);
  1429. if (err)
  1430. return err;
  1431. __mlx4_xrcd_free(dev, xrcdn);
  1432. return err;
  1433. }
  1434. int mlx4_FREE_RES_wrapper(struct mlx4_dev *dev, int slave,
  1435. struct mlx4_vhcr *vhcr,
  1436. struct mlx4_cmd_mailbox *inbox,
  1437. struct mlx4_cmd_mailbox *outbox,
  1438. struct mlx4_cmd_info *cmd)
  1439. {
  1440. int err = -EINVAL;
  1441. int alop = vhcr->op_modifier;
  1442. switch (vhcr->in_modifier) {
  1443. case RES_QP:
  1444. err = qp_free_res(dev, slave, vhcr->op_modifier, alop,
  1445. vhcr->in_param);
  1446. break;
  1447. case RES_MTT:
  1448. err = mtt_free_res(dev, slave, vhcr->op_modifier, alop,
  1449. vhcr->in_param, &vhcr->out_param);
  1450. break;
  1451. case RES_MPT:
  1452. err = mpt_free_res(dev, slave, vhcr->op_modifier, alop,
  1453. vhcr->in_param);
  1454. break;
  1455. case RES_CQ:
  1456. err = cq_free_res(dev, slave, vhcr->op_modifier, alop,
  1457. vhcr->in_param, &vhcr->out_param);
  1458. break;
  1459. case RES_SRQ:
  1460. err = srq_free_res(dev, slave, vhcr->op_modifier, alop,
  1461. vhcr->in_param, &vhcr->out_param);
  1462. break;
  1463. case RES_MAC:
  1464. err = mac_free_res(dev, slave, vhcr->op_modifier, alop,
  1465. vhcr->in_param, &vhcr->out_param);
  1466. break;
  1467. case RES_VLAN:
  1468. err = vlan_free_res(dev, slave, vhcr->op_modifier, alop,
  1469. vhcr->in_param, &vhcr->out_param);
  1470. break;
  1471. case RES_COUNTER:
  1472. err = counter_free_res(dev, slave, vhcr->op_modifier, alop,
  1473. vhcr->in_param, &vhcr->out_param);
  1474. break;
  1475. case RES_XRCD:
  1476. err = xrcdn_free_res(dev, slave, vhcr->op_modifier, alop,
  1477. vhcr->in_param, &vhcr->out_param);
  1478. default:
  1479. break;
  1480. }
  1481. return err;
  1482. }
  1483. /* ugly but other choices are uglier */
  1484. static int mr_phys_mpt(struct mlx4_mpt_entry *mpt)
  1485. {
  1486. return (be32_to_cpu(mpt->flags) >> 9) & 1;
  1487. }
  1488. static int mr_get_mtt_addr(struct mlx4_mpt_entry *mpt)
  1489. {
  1490. return (int)be64_to_cpu(mpt->mtt_addr) & 0xfffffff8;
  1491. }
  1492. static int mr_get_mtt_size(struct mlx4_mpt_entry *mpt)
  1493. {
  1494. return be32_to_cpu(mpt->mtt_sz);
  1495. }
  1496. static int qp_get_mtt_addr(struct mlx4_qp_context *qpc)
  1497. {
  1498. return be32_to_cpu(qpc->mtt_base_addr_l) & 0xfffffff8;
  1499. }
  1500. static int srq_get_mtt_addr(struct mlx4_srq_context *srqc)
  1501. {
  1502. return be32_to_cpu(srqc->mtt_base_addr_l) & 0xfffffff8;
  1503. }
  1504. static int qp_get_mtt_size(struct mlx4_qp_context *qpc)
  1505. {
  1506. int page_shift = (qpc->log_page_size & 0x3f) + 12;
  1507. int log_sq_size = (qpc->sq_size_stride >> 3) & 0xf;
  1508. int log_sq_sride = qpc->sq_size_stride & 7;
  1509. int log_rq_size = (qpc->rq_size_stride >> 3) & 0xf;
  1510. int log_rq_stride = qpc->rq_size_stride & 7;
  1511. int srq = (be32_to_cpu(qpc->srqn) >> 24) & 1;
  1512. int rss = (be32_to_cpu(qpc->flags) >> 13) & 1;
  1513. int xrc = (be32_to_cpu(qpc->local_qpn) >> 23) & 1;
  1514. int sq_size;
  1515. int rq_size;
  1516. int total_pages;
  1517. int total_mem;
  1518. int page_offset = (be32_to_cpu(qpc->params2) >> 6) & 0x3f;
  1519. sq_size = 1 << (log_sq_size + log_sq_sride + 4);
  1520. rq_size = (srq|rss|xrc) ? 0 : (1 << (log_rq_size + log_rq_stride + 4));
  1521. total_mem = sq_size + rq_size;
  1522. total_pages =
  1523. roundup_pow_of_two((total_mem + (page_offset << 6)) >>
  1524. page_shift);
  1525. return total_pages;
  1526. }
  1527. static int check_mtt_range(struct mlx4_dev *dev, int slave, int start,
  1528. int size, struct res_mtt *mtt)
  1529. {
  1530. int res_start = mtt->com.res_id;
  1531. int res_size = (1 << mtt->order);
  1532. if (start < res_start || start + size > res_start + res_size)
  1533. return -EPERM;
  1534. return 0;
  1535. }
  1536. int mlx4_SW2HW_MPT_wrapper(struct mlx4_dev *dev, int slave,
  1537. struct mlx4_vhcr *vhcr,
  1538. struct mlx4_cmd_mailbox *inbox,
  1539. struct mlx4_cmd_mailbox *outbox,
  1540. struct mlx4_cmd_info *cmd)
  1541. {
  1542. int err;
  1543. int index = vhcr->in_modifier;
  1544. struct res_mtt *mtt;
  1545. struct res_mpt *mpt;
  1546. int mtt_base = mr_get_mtt_addr(inbox->buf) / dev->caps.mtt_entry_sz;
  1547. int phys;
  1548. int id;
  1549. id = index & mpt_mask(dev);
  1550. err = mr_res_start_move_to(dev, slave, id, RES_MPT_HW, &mpt);
  1551. if (err)
  1552. return err;
  1553. phys = mr_phys_mpt(inbox->buf);
  1554. if (!phys) {
  1555. err = get_res(dev, slave, mtt_base, RES_MTT, &mtt);
  1556. if (err)
  1557. goto ex_abort;
  1558. err = check_mtt_range(dev, slave, mtt_base,
  1559. mr_get_mtt_size(inbox->buf), mtt);
  1560. if (err)
  1561. goto ex_put;
  1562. mpt->mtt = mtt;
  1563. }
  1564. err = mlx4_DMA_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  1565. if (err)
  1566. goto ex_put;
  1567. if (!phys) {
  1568. atomic_inc(&mtt->ref_count);
  1569. put_res(dev, slave, mtt->com.res_id, RES_MTT);
  1570. }
  1571. res_end_move(dev, slave, RES_MPT, id);
  1572. return 0;
  1573. ex_put:
  1574. if (!phys)
  1575. put_res(dev, slave, mtt->com.res_id, RES_MTT);
  1576. ex_abort:
  1577. res_abort_move(dev, slave, RES_MPT, id);
  1578. return err;
  1579. }
  1580. int mlx4_HW2SW_MPT_wrapper(struct mlx4_dev *dev, int slave,
  1581. struct mlx4_vhcr *vhcr,
  1582. struct mlx4_cmd_mailbox *inbox,
  1583. struct mlx4_cmd_mailbox *outbox,
  1584. struct mlx4_cmd_info *cmd)
  1585. {
  1586. int err;
  1587. int index = vhcr->in_modifier;
  1588. struct res_mpt *mpt;
  1589. int id;
  1590. id = index & mpt_mask(dev);
  1591. err = mr_res_start_move_to(dev, slave, id, RES_MPT_MAPPED, &mpt);
  1592. if (err)
  1593. return err;
  1594. err = mlx4_DMA_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  1595. if (err)
  1596. goto ex_abort;
  1597. if (mpt->mtt)
  1598. atomic_dec(&mpt->mtt->ref_count);
  1599. res_end_move(dev, slave, RES_MPT, id);
  1600. return 0;
  1601. ex_abort:
  1602. res_abort_move(dev, slave, RES_MPT, id);
  1603. return err;
  1604. }
  1605. int mlx4_QUERY_MPT_wrapper(struct mlx4_dev *dev, int slave,
  1606. struct mlx4_vhcr *vhcr,
  1607. struct mlx4_cmd_mailbox *inbox,
  1608. struct mlx4_cmd_mailbox *outbox,
  1609. struct mlx4_cmd_info *cmd)
  1610. {
  1611. int err;
  1612. int index = vhcr->in_modifier;
  1613. struct res_mpt *mpt;
  1614. int id;
  1615. id = index & mpt_mask(dev);
  1616. err = get_res(dev, slave, id, RES_MPT, &mpt);
  1617. if (err)
  1618. return err;
  1619. if (mpt->com.from_state != RES_MPT_HW) {
  1620. err = -EBUSY;
  1621. goto out;
  1622. }
  1623. err = mlx4_DMA_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  1624. out:
  1625. put_res(dev, slave, id, RES_MPT);
  1626. return err;
  1627. }
  1628. static int qp_get_rcqn(struct mlx4_qp_context *qpc)
  1629. {
  1630. return be32_to_cpu(qpc->cqn_recv) & 0xffffff;
  1631. }
  1632. static int qp_get_scqn(struct mlx4_qp_context *qpc)
  1633. {
  1634. return be32_to_cpu(qpc->cqn_send) & 0xffffff;
  1635. }
  1636. static u32 qp_get_srqn(struct mlx4_qp_context *qpc)
  1637. {
  1638. return be32_to_cpu(qpc->srqn) & 0x1ffffff;
  1639. }
  1640. static void adjust_proxy_tun_qkey(struct mlx4_dev *dev, struct mlx4_vhcr *vhcr,
  1641. struct mlx4_qp_context *context)
  1642. {
  1643. u32 qpn = vhcr->in_modifier & 0xffffff;
  1644. u32 qkey = 0;
  1645. if (mlx4_get_parav_qkey(dev, qpn, &qkey))
  1646. return;
  1647. /* adjust qkey in qp context */
  1648. context->qkey = cpu_to_be32(qkey);
  1649. }
  1650. int mlx4_RST2INIT_QP_wrapper(struct mlx4_dev *dev, int slave,
  1651. struct mlx4_vhcr *vhcr,
  1652. struct mlx4_cmd_mailbox *inbox,
  1653. struct mlx4_cmd_mailbox *outbox,
  1654. struct mlx4_cmd_info *cmd)
  1655. {
  1656. int err;
  1657. int qpn = vhcr->in_modifier & 0x7fffff;
  1658. struct res_mtt *mtt;
  1659. struct res_qp *qp;
  1660. struct mlx4_qp_context *qpc = inbox->buf + 8;
  1661. int mtt_base = qp_get_mtt_addr(qpc) / dev->caps.mtt_entry_sz;
  1662. int mtt_size = qp_get_mtt_size(qpc);
  1663. struct res_cq *rcq;
  1664. struct res_cq *scq;
  1665. int rcqn = qp_get_rcqn(qpc);
  1666. int scqn = qp_get_scqn(qpc);
  1667. u32 srqn = qp_get_srqn(qpc) & 0xffffff;
  1668. int use_srq = (qp_get_srqn(qpc) >> 24) & 1;
  1669. struct res_srq *srq;
  1670. int local_qpn = be32_to_cpu(qpc->local_qpn) & 0xffffff;
  1671. err = qp_res_start_move_to(dev, slave, qpn, RES_QP_HW, &qp, 0);
  1672. if (err)
  1673. return err;
  1674. qp->local_qpn = local_qpn;
  1675. err = get_res(dev, slave, mtt_base, RES_MTT, &mtt);
  1676. if (err)
  1677. goto ex_abort;
  1678. err = check_mtt_range(dev, slave, mtt_base, mtt_size, mtt);
  1679. if (err)
  1680. goto ex_put_mtt;
  1681. err = get_res(dev, slave, rcqn, RES_CQ, &rcq);
  1682. if (err)
  1683. goto ex_put_mtt;
  1684. if (scqn != rcqn) {
  1685. err = get_res(dev, slave, scqn, RES_CQ, &scq);
  1686. if (err)
  1687. goto ex_put_rcq;
  1688. } else
  1689. scq = rcq;
  1690. if (use_srq) {
  1691. err = get_res(dev, slave, srqn, RES_SRQ, &srq);
  1692. if (err)
  1693. goto ex_put_scq;
  1694. }
  1695. adjust_proxy_tun_qkey(dev, vhcr, qpc);
  1696. update_pkey_index(dev, slave, inbox);
  1697. err = mlx4_DMA_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  1698. if (err)
  1699. goto ex_put_srq;
  1700. atomic_inc(&mtt->ref_count);
  1701. qp->mtt = mtt;
  1702. atomic_inc(&rcq->ref_count);
  1703. qp->rcq = rcq;
  1704. atomic_inc(&scq->ref_count);
  1705. qp->scq = scq;
  1706. if (scqn != rcqn)
  1707. put_res(dev, slave, scqn, RES_CQ);
  1708. if (use_srq) {
  1709. atomic_inc(&srq->ref_count);
  1710. put_res(dev, slave, srqn, RES_SRQ);
  1711. qp->srq = srq;
  1712. }
  1713. put_res(dev, slave, rcqn, RES_CQ);
  1714. put_res(dev, slave, mtt_base, RES_MTT);
  1715. res_end_move(dev, slave, RES_QP, qpn);
  1716. return 0;
  1717. ex_put_srq:
  1718. if (use_srq)
  1719. put_res(dev, slave, srqn, RES_SRQ);
  1720. ex_put_scq:
  1721. if (scqn != rcqn)
  1722. put_res(dev, slave, scqn, RES_CQ);
  1723. ex_put_rcq:
  1724. put_res(dev, slave, rcqn, RES_CQ);
  1725. ex_put_mtt:
  1726. put_res(dev, slave, mtt_base, RES_MTT);
  1727. ex_abort:
  1728. res_abort_move(dev, slave, RES_QP, qpn);
  1729. return err;
  1730. }
  1731. static int eq_get_mtt_addr(struct mlx4_eq_context *eqc)
  1732. {
  1733. return be32_to_cpu(eqc->mtt_base_addr_l) & 0xfffffff8;
  1734. }
  1735. static int eq_get_mtt_size(struct mlx4_eq_context *eqc)
  1736. {
  1737. int log_eq_size = eqc->log_eq_size & 0x1f;
  1738. int page_shift = (eqc->log_page_size & 0x3f) + 12;
  1739. if (log_eq_size + 5 < page_shift)
  1740. return 1;
  1741. return 1 << (log_eq_size + 5 - page_shift);
  1742. }
  1743. static int cq_get_mtt_addr(struct mlx4_cq_context *cqc)
  1744. {
  1745. return be32_to_cpu(cqc->mtt_base_addr_l) & 0xfffffff8;
  1746. }
  1747. static int cq_get_mtt_size(struct mlx4_cq_context *cqc)
  1748. {
  1749. int log_cq_size = (be32_to_cpu(cqc->logsize_usrpage) >> 24) & 0x1f;
  1750. int page_shift = (cqc->log_page_size & 0x3f) + 12;
  1751. if (log_cq_size + 5 < page_shift)
  1752. return 1;
  1753. return 1 << (log_cq_size + 5 - page_shift);
  1754. }
  1755. int mlx4_SW2HW_EQ_wrapper(struct mlx4_dev *dev, int slave,
  1756. struct mlx4_vhcr *vhcr,
  1757. struct mlx4_cmd_mailbox *inbox,
  1758. struct mlx4_cmd_mailbox *outbox,
  1759. struct mlx4_cmd_info *cmd)
  1760. {
  1761. int err;
  1762. int eqn = vhcr->in_modifier;
  1763. int res_id = (slave << 8) | eqn;
  1764. struct mlx4_eq_context *eqc = inbox->buf;
  1765. int mtt_base = eq_get_mtt_addr(eqc) / dev->caps.mtt_entry_sz;
  1766. int mtt_size = eq_get_mtt_size(eqc);
  1767. struct res_eq *eq;
  1768. struct res_mtt *mtt;
  1769. err = add_res_range(dev, slave, res_id, 1, RES_EQ, 0);
  1770. if (err)
  1771. return err;
  1772. err = eq_res_start_move_to(dev, slave, res_id, RES_EQ_HW, &eq);
  1773. if (err)
  1774. goto out_add;
  1775. err = get_res(dev, slave, mtt_base, RES_MTT, &mtt);
  1776. if (err)
  1777. goto out_move;
  1778. err = check_mtt_range(dev, slave, mtt_base, mtt_size, mtt);
  1779. if (err)
  1780. goto out_put;
  1781. err = mlx4_DMA_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  1782. if (err)
  1783. goto out_put;
  1784. atomic_inc(&mtt->ref_count);
  1785. eq->mtt = mtt;
  1786. put_res(dev, slave, mtt->com.res_id, RES_MTT);
  1787. res_end_move(dev, slave, RES_EQ, res_id);
  1788. return 0;
  1789. out_put:
  1790. put_res(dev, slave, mtt->com.res_id, RES_MTT);
  1791. out_move:
  1792. res_abort_move(dev, slave, RES_EQ, res_id);
  1793. out_add:
  1794. rem_res_range(dev, slave, res_id, 1, RES_EQ, 0);
  1795. return err;
  1796. }
  1797. static int get_containing_mtt(struct mlx4_dev *dev, int slave, int start,
  1798. int len, struct res_mtt **res)
  1799. {
  1800. struct mlx4_priv *priv = mlx4_priv(dev);
  1801. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  1802. struct res_mtt *mtt;
  1803. int err = -EINVAL;
  1804. spin_lock_irq(mlx4_tlock(dev));
  1805. list_for_each_entry(mtt, &tracker->slave_list[slave].res_list[RES_MTT],
  1806. com.list) {
  1807. if (!check_mtt_range(dev, slave, start, len, mtt)) {
  1808. *res = mtt;
  1809. mtt->com.from_state = mtt->com.state;
  1810. mtt->com.state = RES_MTT_BUSY;
  1811. err = 0;
  1812. break;
  1813. }
  1814. }
  1815. spin_unlock_irq(mlx4_tlock(dev));
  1816. return err;
  1817. }
  1818. static int verify_qp_parameters(struct mlx4_dev *dev,
  1819. struct mlx4_cmd_mailbox *inbox,
  1820. enum qp_transition transition, u8 slave)
  1821. {
  1822. u32 qp_type;
  1823. struct mlx4_qp_context *qp_ctx;
  1824. enum mlx4_qp_optpar optpar;
  1825. qp_ctx = inbox->buf + 8;
  1826. qp_type = (be32_to_cpu(qp_ctx->flags) >> 16) & 0xff;
  1827. optpar = be32_to_cpu(*(__be32 *) inbox->buf);
  1828. switch (qp_type) {
  1829. case MLX4_QP_ST_RC:
  1830. case MLX4_QP_ST_UC:
  1831. switch (transition) {
  1832. case QP_TRANS_INIT2RTR:
  1833. case QP_TRANS_RTR2RTS:
  1834. case QP_TRANS_RTS2RTS:
  1835. case QP_TRANS_SQD2SQD:
  1836. case QP_TRANS_SQD2RTS:
  1837. if (slave != mlx4_master_func_num(dev))
  1838. /* slaves have only gid index 0 */
  1839. if (optpar & MLX4_QP_OPTPAR_PRIMARY_ADDR_PATH)
  1840. if (qp_ctx->pri_path.mgid_index)
  1841. return -EINVAL;
  1842. if (optpar & MLX4_QP_OPTPAR_ALT_ADDR_PATH)
  1843. if (qp_ctx->alt_path.mgid_index)
  1844. return -EINVAL;
  1845. break;
  1846. default:
  1847. break;
  1848. }
  1849. break;
  1850. default:
  1851. break;
  1852. }
  1853. return 0;
  1854. }
  1855. int mlx4_WRITE_MTT_wrapper(struct mlx4_dev *dev, int slave,
  1856. struct mlx4_vhcr *vhcr,
  1857. struct mlx4_cmd_mailbox *inbox,
  1858. struct mlx4_cmd_mailbox *outbox,
  1859. struct mlx4_cmd_info *cmd)
  1860. {
  1861. struct mlx4_mtt mtt;
  1862. __be64 *page_list = inbox->buf;
  1863. u64 *pg_list = (u64 *)page_list;
  1864. int i;
  1865. struct res_mtt *rmtt = NULL;
  1866. int start = be64_to_cpu(page_list[0]);
  1867. int npages = vhcr->in_modifier;
  1868. int err;
  1869. err = get_containing_mtt(dev, slave, start, npages, &rmtt);
  1870. if (err)
  1871. return err;
  1872. /* Call the SW implementation of write_mtt:
  1873. * - Prepare a dummy mtt struct
  1874. * - Translate inbox contents to simple addresses in host endianess */
  1875. mtt.offset = 0; /* TBD this is broken but I don't handle it since
  1876. we don't really use it */
  1877. mtt.order = 0;
  1878. mtt.page_shift = 0;
  1879. for (i = 0; i < npages; ++i)
  1880. pg_list[i + 2] = (be64_to_cpu(page_list[i + 2]) & ~1ULL);
  1881. err = __mlx4_write_mtt(dev, &mtt, be64_to_cpu(page_list[0]), npages,
  1882. ((u64 *)page_list + 2));
  1883. if (rmtt)
  1884. put_res(dev, slave, rmtt->com.res_id, RES_MTT);
  1885. return err;
  1886. }
  1887. int mlx4_HW2SW_EQ_wrapper(struct mlx4_dev *dev, int slave,
  1888. struct mlx4_vhcr *vhcr,
  1889. struct mlx4_cmd_mailbox *inbox,
  1890. struct mlx4_cmd_mailbox *outbox,
  1891. struct mlx4_cmd_info *cmd)
  1892. {
  1893. int eqn = vhcr->in_modifier;
  1894. int res_id = eqn | (slave << 8);
  1895. struct res_eq *eq;
  1896. int err;
  1897. err = eq_res_start_move_to(dev, slave, res_id, RES_EQ_RESERVED, &eq);
  1898. if (err)
  1899. return err;
  1900. err = get_res(dev, slave, eq->mtt->com.res_id, RES_MTT, NULL);
  1901. if (err)
  1902. goto ex_abort;
  1903. err = mlx4_DMA_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  1904. if (err)
  1905. goto ex_put;
  1906. atomic_dec(&eq->mtt->ref_count);
  1907. put_res(dev, slave, eq->mtt->com.res_id, RES_MTT);
  1908. res_end_move(dev, slave, RES_EQ, res_id);
  1909. rem_res_range(dev, slave, res_id, 1, RES_EQ, 0);
  1910. return 0;
  1911. ex_put:
  1912. put_res(dev, slave, eq->mtt->com.res_id, RES_MTT);
  1913. ex_abort:
  1914. res_abort_move(dev, slave, RES_EQ, res_id);
  1915. return err;
  1916. }
  1917. int mlx4_GEN_EQE(struct mlx4_dev *dev, int slave, struct mlx4_eqe *eqe)
  1918. {
  1919. struct mlx4_priv *priv = mlx4_priv(dev);
  1920. struct mlx4_slave_event_eq_info *event_eq;
  1921. struct mlx4_cmd_mailbox *mailbox;
  1922. u32 in_modifier = 0;
  1923. int err;
  1924. int res_id;
  1925. struct res_eq *req;
  1926. if (!priv->mfunc.master.slave_state)
  1927. return -EINVAL;
  1928. event_eq = &priv->mfunc.master.slave_state[slave].event_eq[eqe->type];
  1929. /* Create the event only if the slave is registered */
  1930. if (event_eq->eqn < 0)
  1931. return 0;
  1932. mutex_lock(&priv->mfunc.master.gen_eqe_mutex[slave]);
  1933. res_id = (slave << 8) | event_eq->eqn;
  1934. err = get_res(dev, slave, res_id, RES_EQ, &req);
  1935. if (err)
  1936. goto unlock;
  1937. if (req->com.from_state != RES_EQ_HW) {
  1938. err = -EINVAL;
  1939. goto put;
  1940. }
  1941. mailbox = mlx4_alloc_cmd_mailbox(dev);
  1942. if (IS_ERR(mailbox)) {
  1943. err = PTR_ERR(mailbox);
  1944. goto put;
  1945. }
  1946. if (eqe->type == MLX4_EVENT_TYPE_CMD) {
  1947. ++event_eq->token;
  1948. eqe->event.cmd.token = cpu_to_be16(event_eq->token);
  1949. }
  1950. memcpy(mailbox->buf, (u8 *) eqe, 28);
  1951. in_modifier = (slave & 0xff) | ((event_eq->eqn & 0xff) << 16);
  1952. err = mlx4_cmd(dev, mailbox->dma, in_modifier, 0,
  1953. MLX4_CMD_GEN_EQE, MLX4_CMD_TIME_CLASS_B,
  1954. MLX4_CMD_NATIVE);
  1955. put_res(dev, slave, res_id, RES_EQ);
  1956. mutex_unlock(&priv->mfunc.master.gen_eqe_mutex[slave]);
  1957. mlx4_free_cmd_mailbox(dev, mailbox);
  1958. return err;
  1959. put:
  1960. put_res(dev, slave, res_id, RES_EQ);
  1961. unlock:
  1962. mutex_unlock(&priv->mfunc.master.gen_eqe_mutex[slave]);
  1963. return err;
  1964. }
  1965. int mlx4_QUERY_EQ_wrapper(struct mlx4_dev *dev, int slave,
  1966. struct mlx4_vhcr *vhcr,
  1967. struct mlx4_cmd_mailbox *inbox,
  1968. struct mlx4_cmd_mailbox *outbox,
  1969. struct mlx4_cmd_info *cmd)
  1970. {
  1971. int eqn = vhcr->in_modifier;
  1972. int res_id = eqn | (slave << 8);
  1973. struct res_eq *eq;
  1974. int err;
  1975. err = get_res(dev, slave, res_id, RES_EQ, &eq);
  1976. if (err)
  1977. return err;
  1978. if (eq->com.from_state != RES_EQ_HW) {
  1979. err = -EINVAL;
  1980. goto ex_put;
  1981. }
  1982. err = mlx4_DMA_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  1983. ex_put:
  1984. put_res(dev, slave, res_id, RES_EQ);
  1985. return err;
  1986. }
  1987. int mlx4_SW2HW_CQ_wrapper(struct mlx4_dev *dev, int slave,
  1988. struct mlx4_vhcr *vhcr,
  1989. struct mlx4_cmd_mailbox *inbox,
  1990. struct mlx4_cmd_mailbox *outbox,
  1991. struct mlx4_cmd_info *cmd)
  1992. {
  1993. int err;
  1994. int cqn = vhcr->in_modifier;
  1995. struct mlx4_cq_context *cqc = inbox->buf;
  1996. int mtt_base = cq_get_mtt_addr(cqc) / dev->caps.mtt_entry_sz;
  1997. struct res_cq *cq;
  1998. struct res_mtt *mtt;
  1999. err = cq_res_start_move_to(dev, slave, cqn, RES_CQ_HW, &cq);
  2000. if (err)
  2001. return err;
  2002. err = get_res(dev, slave, mtt_base, RES_MTT, &mtt);
  2003. if (err)
  2004. goto out_move;
  2005. err = check_mtt_range(dev, slave, mtt_base, cq_get_mtt_size(cqc), mtt);
  2006. if (err)
  2007. goto out_put;
  2008. err = mlx4_DMA_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  2009. if (err)
  2010. goto out_put;
  2011. atomic_inc(&mtt->ref_count);
  2012. cq->mtt = mtt;
  2013. put_res(dev, slave, mtt->com.res_id, RES_MTT);
  2014. res_end_move(dev, slave, RES_CQ, cqn);
  2015. return 0;
  2016. out_put:
  2017. put_res(dev, slave, mtt->com.res_id, RES_MTT);
  2018. out_move:
  2019. res_abort_move(dev, slave, RES_CQ, cqn);
  2020. return err;
  2021. }
  2022. int mlx4_HW2SW_CQ_wrapper(struct mlx4_dev *dev, int slave,
  2023. struct mlx4_vhcr *vhcr,
  2024. struct mlx4_cmd_mailbox *inbox,
  2025. struct mlx4_cmd_mailbox *outbox,
  2026. struct mlx4_cmd_info *cmd)
  2027. {
  2028. int err;
  2029. int cqn = vhcr->in_modifier;
  2030. struct res_cq *cq;
  2031. err = cq_res_start_move_to(dev, slave, cqn, RES_CQ_ALLOCATED, &cq);
  2032. if (err)
  2033. return err;
  2034. err = mlx4_DMA_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  2035. if (err)
  2036. goto out_move;
  2037. atomic_dec(&cq->mtt->ref_count);
  2038. res_end_move(dev, slave, RES_CQ, cqn);
  2039. return 0;
  2040. out_move:
  2041. res_abort_move(dev, slave, RES_CQ, cqn);
  2042. return err;
  2043. }
  2044. int mlx4_QUERY_CQ_wrapper(struct mlx4_dev *dev, int slave,
  2045. struct mlx4_vhcr *vhcr,
  2046. struct mlx4_cmd_mailbox *inbox,
  2047. struct mlx4_cmd_mailbox *outbox,
  2048. struct mlx4_cmd_info *cmd)
  2049. {
  2050. int cqn = vhcr->in_modifier;
  2051. struct res_cq *cq;
  2052. int err;
  2053. err = get_res(dev, slave, cqn, RES_CQ, &cq);
  2054. if (err)
  2055. return err;
  2056. if (cq->com.from_state != RES_CQ_HW)
  2057. goto ex_put;
  2058. err = mlx4_DMA_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  2059. ex_put:
  2060. put_res(dev, slave, cqn, RES_CQ);
  2061. return err;
  2062. }
  2063. static int handle_resize(struct mlx4_dev *dev, int slave,
  2064. struct mlx4_vhcr *vhcr,
  2065. struct mlx4_cmd_mailbox *inbox,
  2066. struct mlx4_cmd_mailbox *outbox,
  2067. struct mlx4_cmd_info *cmd,
  2068. struct res_cq *cq)
  2069. {
  2070. int err;
  2071. struct res_mtt *orig_mtt;
  2072. struct res_mtt *mtt;
  2073. struct mlx4_cq_context *cqc = inbox->buf;
  2074. int mtt_base = cq_get_mtt_addr(cqc) / dev->caps.mtt_entry_sz;
  2075. err = get_res(dev, slave, cq->mtt->com.res_id, RES_MTT, &orig_mtt);
  2076. if (err)
  2077. return err;
  2078. if (orig_mtt != cq->mtt) {
  2079. err = -EINVAL;
  2080. goto ex_put;
  2081. }
  2082. err = get_res(dev, slave, mtt_base, RES_MTT, &mtt);
  2083. if (err)
  2084. goto ex_put;
  2085. err = check_mtt_range(dev, slave, mtt_base, cq_get_mtt_size(cqc), mtt);
  2086. if (err)
  2087. goto ex_put1;
  2088. err = mlx4_DMA_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  2089. if (err)
  2090. goto ex_put1;
  2091. atomic_dec(&orig_mtt->ref_count);
  2092. put_res(dev, slave, orig_mtt->com.res_id, RES_MTT);
  2093. atomic_inc(&mtt->ref_count);
  2094. cq->mtt = mtt;
  2095. put_res(dev, slave, mtt->com.res_id, RES_MTT);
  2096. return 0;
  2097. ex_put1:
  2098. put_res(dev, slave, mtt->com.res_id, RES_MTT);
  2099. ex_put:
  2100. put_res(dev, slave, orig_mtt->com.res_id, RES_MTT);
  2101. return err;
  2102. }
  2103. int mlx4_MODIFY_CQ_wrapper(struct mlx4_dev *dev, int slave,
  2104. struct mlx4_vhcr *vhcr,
  2105. struct mlx4_cmd_mailbox *inbox,
  2106. struct mlx4_cmd_mailbox *outbox,
  2107. struct mlx4_cmd_info *cmd)
  2108. {
  2109. int cqn = vhcr->in_modifier;
  2110. struct res_cq *cq;
  2111. int err;
  2112. err = get_res(dev, slave, cqn, RES_CQ, &cq);
  2113. if (err)
  2114. return err;
  2115. if (cq->com.from_state != RES_CQ_HW)
  2116. goto ex_put;
  2117. if (vhcr->op_modifier == 0) {
  2118. err = handle_resize(dev, slave, vhcr, inbox, outbox, cmd, cq);
  2119. goto ex_put;
  2120. }
  2121. err = mlx4_DMA_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  2122. ex_put:
  2123. put_res(dev, slave, cqn, RES_CQ);
  2124. return err;
  2125. }
  2126. static int srq_get_mtt_size(struct mlx4_srq_context *srqc)
  2127. {
  2128. int log_srq_size = (be32_to_cpu(srqc->state_logsize_srqn) >> 24) & 0xf;
  2129. int log_rq_stride = srqc->logstride & 7;
  2130. int page_shift = (srqc->log_page_size & 0x3f) + 12;
  2131. if (log_srq_size + log_rq_stride + 4 < page_shift)
  2132. return 1;
  2133. return 1 << (log_srq_size + log_rq_stride + 4 - page_shift);
  2134. }
  2135. int mlx4_SW2HW_SRQ_wrapper(struct mlx4_dev *dev, int slave,
  2136. struct mlx4_vhcr *vhcr,
  2137. struct mlx4_cmd_mailbox *inbox,
  2138. struct mlx4_cmd_mailbox *outbox,
  2139. struct mlx4_cmd_info *cmd)
  2140. {
  2141. int err;
  2142. int srqn = vhcr->in_modifier;
  2143. struct res_mtt *mtt;
  2144. struct res_srq *srq;
  2145. struct mlx4_srq_context *srqc = inbox->buf;
  2146. int mtt_base = srq_get_mtt_addr(srqc) / dev->caps.mtt_entry_sz;
  2147. if (srqn != (be32_to_cpu(srqc->state_logsize_srqn) & 0xffffff))
  2148. return -EINVAL;
  2149. err = srq_res_start_move_to(dev, slave, srqn, RES_SRQ_HW, &srq);
  2150. if (err)
  2151. return err;
  2152. err = get_res(dev, slave, mtt_base, RES_MTT, &mtt);
  2153. if (err)
  2154. goto ex_abort;
  2155. err = check_mtt_range(dev, slave, mtt_base, srq_get_mtt_size(srqc),
  2156. mtt);
  2157. if (err)
  2158. goto ex_put_mtt;
  2159. err = mlx4_DMA_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  2160. if (err)
  2161. goto ex_put_mtt;
  2162. atomic_inc(&mtt->ref_count);
  2163. srq->mtt = mtt;
  2164. put_res(dev, slave, mtt->com.res_id, RES_MTT);
  2165. res_end_move(dev, slave, RES_SRQ, srqn);
  2166. return 0;
  2167. ex_put_mtt:
  2168. put_res(dev, slave, mtt->com.res_id, RES_MTT);
  2169. ex_abort:
  2170. res_abort_move(dev, slave, RES_SRQ, srqn);
  2171. return err;
  2172. }
  2173. int mlx4_HW2SW_SRQ_wrapper(struct mlx4_dev *dev, int slave,
  2174. struct mlx4_vhcr *vhcr,
  2175. struct mlx4_cmd_mailbox *inbox,
  2176. struct mlx4_cmd_mailbox *outbox,
  2177. struct mlx4_cmd_info *cmd)
  2178. {
  2179. int err;
  2180. int srqn = vhcr->in_modifier;
  2181. struct res_srq *srq;
  2182. err = srq_res_start_move_to(dev, slave, srqn, RES_SRQ_ALLOCATED, &srq);
  2183. if (err)
  2184. return err;
  2185. err = mlx4_DMA_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  2186. if (err)
  2187. goto ex_abort;
  2188. atomic_dec(&srq->mtt->ref_count);
  2189. if (srq->cq)
  2190. atomic_dec(&srq->cq->ref_count);
  2191. res_end_move(dev, slave, RES_SRQ, srqn);
  2192. return 0;
  2193. ex_abort:
  2194. res_abort_move(dev, slave, RES_SRQ, srqn);
  2195. return err;
  2196. }
  2197. int mlx4_QUERY_SRQ_wrapper(struct mlx4_dev *dev, int slave,
  2198. struct mlx4_vhcr *vhcr,
  2199. struct mlx4_cmd_mailbox *inbox,
  2200. struct mlx4_cmd_mailbox *outbox,
  2201. struct mlx4_cmd_info *cmd)
  2202. {
  2203. int err;
  2204. int srqn = vhcr->in_modifier;
  2205. struct res_srq *srq;
  2206. err = get_res(dev, slave, srqn, RES_SRQ, &srq);
  2207. if (err)
  2208. return err;
  2209. if (srq->com.from_state != RES_SRQ_HW) {
  2210. err = -EBUSY;
  2211. goto out;
  2212. }
  2213. err = mlx4_DMA_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  2214. out:
  2215. put_res(dev, slave, srqn, RES_SRQ);
  2216. return err;
  2217. }
  2218. int mlx4_ARM_SRQ_wrapper(struct mlx4_dev *dev, int slave,
  2219. struct mlx4_vhcr *vhcr,
  2220. struct mlx4_cmd_mailbox *inbox,
  2221. struct mlx4_cmd_mailbox *outbox,
  2222. struct mlx4_cmd_info *cmd)
  2223. {
  2224. int err;
  2225. int srqn = vhcr->in_modifier;
  2226. struct res_srq *srq;
  2227. err = get_res(dev, slave, srqn, RES_SRQ, &srq);
  2228. if (err)
  2229. return err;
  2230. if (srq->com.from_state != RES_SRQ_HW) {
  2231. err = -EBUSY;
  2232. goto out;
  2233. }
  2234. err = mlx4_DMA_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  2235. out:
  2236. put_res(dev, slave, srqn, RES_SRQ);
  2237. return err;
  2238. }
  2239. int mlx4_GEN_QP_wrapper(struct mlx4_dev *dev, int slave,
  2240. struct mlx4_vhcr *vhcr,
  2241. struct mlx4_cmd_mailbox *inbox,
  2242. struct mlx4_cmd_mailbox *outbox,
  2243. struct mlx4_cmd_info *cmd)
  2244. {
  2245. int err;
  2246. int qpn = vhcr->in_modifier & 0x7fffff;
  2247. struct res_qp *qp;
  2248. err = get_res(dev, slave, qpn, RES_QP, &qp);
  2249. if (err)
  2250. return err;
  2251. if (qp->com.from_state != RES_QP_HW) {
  2252. err = -EBUSY;
  2253. goto out;
  2254. }
  2255. err = mlx4_DMA_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  2256. out:
  2257. put_res(dev, slave, qpn, RES_QP);
  2258. return err;
  2259. }
  2260. int mlx4_INIT2INIT_QP_wrapper(struct mlx4_dev *dev, int slave,
  2261. struct mlx4_vhcr *vhcr,
  2262. struct mlx4_cmd_mailbox *inbox,
  2263. struct mlx4_cmd_mailbox *outbox,
  2264. struct mlx4_cmd_info *cmd)
  2265. {
  2266. struct mlx4_qp_context *context = inbox->buf + 8;
  2267. adjust_proxy_tun_qkey(dev, vhcr, context);
  2268. update_pkey_index(dev, slave, inbox);
  2269. return mlx4_GEN_QP_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  2270. }
  2271. int mlx4_INIT2RTR_QP_wrapper(struct mlx4_dev *dev, int slave,
  2272. struct mlx4_vhcr *vhcr,
  2273. struct mlx4_cmd_mailbox *inbox,
  2274. struct mlx4_cmd_mailbox *outbox,
  2275. struct mlx4_cmd_info *cmd)
  2276. {
  2277. int err;
  2278. struct mlx4_qp_context *qpc = inbox->buf + 8;
  2279. err = verify_qp_parameters(dev, inbox, QP_TRANS_INIT2RTR, slave);
  2280. if (err)
  2281. return err;
  2282. update_pkey_index(dev, slave, inbox);
  2283. update_gid(dev, inbox, (u8)slave);
  2284. adjust_proxy_tun_qkey(dev, vhcr, qpc);
  2285. return mlx4_GEN_QP_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  2286. }
  2287. int mlx4_RTR2RTS_QP_wrapper(struct mlx4_dev *dev, int slave,
  2288. struct mlx4_vhcr *vhcr,
  2289. struct mlx4_cmd_mailbox *inbox,
  2290. struct mlx4_cmd_mailbox *outbox,
  2291. struct mlx4_cmd_info *cmd)
  2292. {
  2293. int err;
  2294. struct mlx4_qp_context *context = inbox->buf + 8;
  2295. err = verify_qp_parameters(dev, inbox, QP_TRANS_RTR2RTS, slave);
  2296. if (err)
  2297. return err;
  2298. update_pkey_index(dev, slave, inbox);
  2299. update_gid(dev, inbox, (u8)slave);
  2300. adjust_proxy_tun_qkey(dev, vhcr, context);
  2301. return mlx4_GEN_QP_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  2302. }
  2303. int mlx4_RTS2RTS_QP_wrapper(struct mlx4_dev *dev, int slave,
  2304. struct mlx4_vhcr *vhcr,
  2305. struct mlx4_cmd_mailbox *inbox,
  2306. struct mlx4_cmd_mailbox *outbox,
  2307. struct mlx4_cmd_info *cmd)
  2308. {
  2309. int err;
  2310. struct mlx4_qp_context *context = inbox->buf + 8;
  2311. err = verify_qp_parameters(dev, inbox, QP_TRANS_RTS2RTS, slave);
  2312. if (err)
  2313. return err;
  2314. update_pkey_index(dev, slave, inbox);
  2315. update_gid(dev, inbox, (u8)slave);
  2316. adjust_proxy_tun_qkey(dev, vhcr, context);
  2317. return mlx4_GEN_QP_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  2318. }
  2319. int mlx4_SQERR2RTS_QP_wrapper(struct mlx4_dev *dev, int slave,
  2320. struct mlx4_vhcr *vhcr,
  2321. struct mlx4_cmd_mailbox *inbox,
  2322. struct mlx4_cmd_mailbox *outbox,
  2323. struct mlx4_cmd_info *cmd)
  2324. {
  2325. struct mlx4_qp_context *context = inbox->buf + 8;
  2326. adjust_proxy_tun_qkey(dev, vhcr, context);
  2327. return mlx4_GEN_QP_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  2328. }
  2329. int mlx4_SQD2SQD_QP_wrapper(struct mlx4_dev *dev, int slave,
  2330. struct mlx4_vhcr *vhcr,
  2331. struct mlx4_cmd_mailbox *inbox,
  2332. struct mlx4_cmd_mailbox *outbox,
  2333. struct mlx4_cmd_info *cmd)
  2334. {
  2335. int err;
  2336. struct mlx4_qp_context *context = inbox->buf + 8;
  2337. err = verify_qp_parameters(dev, inbox, QP_TRANS_SQD2SQD, slave);
  2338. if (err)
  2339. return err;
  2340. adjust_proxy_tun_qkey(dev, vhcr, context);
  2341. update_gid(dev, inbox, (u8)slave);
  2342. update_pkey_index(dev, slave, inbox);
  2343. return mlx4_GEN_QP_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  2344. }
  2345. int mlx4_SQD2RTS_QP_wrapper(struct mlx4_dev *dev, int slave,
  2346. struct mlx4_vhcr *vhcr,
  2347. struct mlx4_cmd_mailbox *inbox,
  2348. struct mlx4_cmd_mailbox *outbox,
  2349. struct mlx4_cmd_info *cmd)
  2350. {
  2351. int err;
  2352. struct mlx4_qp_context *context = inbox->buf + 8;
  2353. err = verify_qp_parameters(dev, inbox, QP_TRANS_SQD2RTS, slave);
  2354. if (err)
  2355. return err;
  2356. adjust_proxy_tun_qkey(dev, vhcr, context);
  2357. update_gid(dev, inbox, (u8)slave);
  2358. update_pkey_index(dev, slave, inbox);
  2359. return mlx4_GEN_QP_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  2360. }
  2361. int mlx4_2RST_QP_wrapper(struct mlx4_dev *dev, int slave,
  2362. struct mlx4_vhcr *vhcr,
  2363. struct mlx4_cmd_mailbox *inbox,
  2364. struct mlx4_cmd_mailbox *outbox,
  2365. struct mlx4_cmd_info *cmd)
  2366. {
  2367. int err;
  2368. int qpn = vhcr->in_modifier & 0x7fffff;
  2369. struct res_qp *qp;
  2370. err = qp_res_start_move_to(dev, slave, qpn, RES_QP_MAPPED, &qp, 0);
  2371. if (err)
  2372. return err;
  2373. err = mlx4_DMA_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  2374. if (err)
  2375. goto ex_abort;
  2376. atomic_dec(&qp->mtt->ref_count);
  2377. atomic_dec(&qp->rcq->ref_count);
  2378. atomic_dec(&qp->scq->ref_count);
  2379. if (qp->srq)
  2380. atomic_dec(&qp->srq->ref_count);
  2381. res_end_move(dev, slave, RES_QP, qpn);
  2382. return 0;
  2383. ex_abort:
  2384. res_abort_move(dev, slave, RES_QP, qpn);
  2385. return err;
  2386. }
  2387. static struct res_gid *find_gid(struct mlx4_dev *dev, int slave,
  2388. struct res_qp *rqp, u8 *gid)
  2389. {
  2390. struct res_gid *res;
  2391. list_for_each_entry(res, &rqp->mcg_list, list) {
  2392. if (!memcmp(res->gid, gid, 16))
  2393. return res;
  2394. }
  2395. return NULL;
  2396. }
  2397. static int add_mcg_res(struct mlx4_dev *dev, int slave, struct res_qp *rqp,
  2398. u8 *gid, enum mlx4_protocol prot,
  2399. enum mlx4_steer_type steer)
  2400. {
  2401. struct res_gid *res;
  2402. int err;
  2403. res = kzalloc(sizeof *res, GFP_KERNEL);
  2404. if (!res)
  2405. return -ENOMEM;
  2406. spin_lock_irq(&rqp->mcg_spl);
  2407. if (find_gid(dev, slave, rqp, gid)) {
  2408. kfree(res);
  2409. err = -EEXIST;
  2410. } else {
  2411. memcpy(res->gid, gid, 16);
  2412. res->prot = prot;
  2413. res->steer = steer;
  2414. list_add_tail(&res->list, &rqp->mcg_list);
  2415. err = 0;
  2416. }
  2417. spin_unlock_irq(&rqp->mcg_spl);
  2418. return err;
  2419. }
  2420. static int rem_mcg_res(struct mlx4_dev *dev, int slave, struct res_qp *rqp,
  2421. u8 *gid, enum mlx4_protocol prot,
  2422. enum mlx4_steer_type steer)
  2423. {
  2424. struct res_gid *res;
  2425. int err;
  2426. spin_lock_irq(&rqp->mcg_spl);
  2427. res = find_gid(dev, slave, rqp, gid);
  2428. if (!res || res->prot != prot || res->steer != steer)
  2429. err = -EINVAL;
  2430. else {
  2431. list_del(&res->list);
  2432. kfree(res);
  2433. err = 0;
  2434. }
  2435. spin_unlock_irq(&rqp->mcg_spl);
  2436. return err;
  2437. }
  2438. int mlx4_QP_ATTACH_wrapper(struct mlx4_dev *dev, int slave,
  2439. struct mlx4_vhcr *vhcr,
  2440. struct mlx4_cmd_mailbox *inbox,
  2441. struct mlx4_cmd_mailbox *outbox,
  2442. struct mlx4_cmd_info *cmd)
  2443. {
  2444. struct mlx4_qp qp; /* dummy for calling attach/detach */
  2445. u8 *gid = inbox->buf;
  2446. enum mlx4_protocol prot = (vhcr->in_modifier >> 28) & 0x7;
  2447. int err;
  2448. int qpn;
  2449. struct res_qp *rqp;
  2450. int attach = vhcr->op_modifier;
  2451. int block_loopback = vhcr->in_modifier >> 31;
  2452. u8 steer_type_mask = 2;
  2453. enum mlx4_steer_type type = (gid[7] & steer_type_mask) >> 1;
  2454. qpn = vhcr->in_modifier & 0xffffff;
  2455. err = get_res(dev, slave, qpn, RES_QP, &rqp);
  2456. if (err)
  2457. return err;
  2458. qp.qpn = qpn;
  2459. if (attach) {
  2460. err = add_mcg_res(dev, slave, rqp, gid, prot, type);
  2461. if (err)
  2462. goto ex_put;
  2463. err = mlx4_qp_attach_common(dev, &qp, gid,
  2464. block_loopback, prot, type);
  2465. if (err)
  2466. goto ex_rem;
  2467. } else {
  2468. err = rem_mcg_res(dev, slave, rqp, gid, prot, type);
  2469. if (err)
  2470. goto ex_put;
  2471. err = mlx4_qp_detach_common(dev, &qp, gid, prot, type);
  2472. }
  2473. put_res(dev, slave, qpn, RES_QP);
  2474. return 0;
  2475. ex_rem:
  2476. /* ignore error return below, already in error */
  2477. (void) rem_mcg_res(dev, slave, rqp, gid, prot, type);
  2478. ex_put:
  2479. put_res(dev, slave, qpn, RES_QP);
  2480. return err;
  2481. }
  2482. /*
  2483. * MAC validation for Flow Steering rules.
  2484. * VF can attach rules only with a mac address which is assigned to it.
  2485. */
  2486. static int validate_eth_header_mac(int slave, struct _rule_hw *eth_header,
  2487. struct list_head *rlist)
  2488. {
  2489. struct mac_res *res, *tmp;
  2490. __be64 be_mac;
  2491. /* make sure it isn't multicast or broadcast mac*/
  2492. if (!is_multicast_ether_addr(eth_header->eth.dst_mac) &&
  2493. !is_broadcast_ether_addr(eth_header->eth.dst_mac)) {
  2494. list_for_each_entry_safe(res, tmp, rlist, list) {
  2495. be_mac = cpu_to_be64(res->mac << 16);
  2496. if (!memcmp(&be_mac, eth_header->eth.dst_mac, ETH_ALEN))
  2497. return 0;
  2498. }
  2499. pr_err("MAC %pM doesn't belong to VF %d, Steering rule rejected\n",
  2500. eth_header->eth.dst_mac, slave);
  2501. return -EINVAL;
  2502. }
  2503. return 0;
  2504. }
  2505. /*
  2506. * In case of missing eth header, append eth header with a MAC address
  2507. * assigned to the VF.
  2508. */
  2509. static int add_eth_header(struct mlx4_dev *dev, int slave,
  2510. struct mlx4_cmd_mailbox *inbox,
  2511. struct list_head *rlist, int header_id)
  2512. {
  2513. struct mac_res *res, *tmp;
  2514. u8 port;
  2515. struct mlx4_net_trans_rule_hw_ctrl *ctrl;
  2516. struct mlx4_net_trans_rule_hw_eth *eth_header;
  2517. struct mlx4_net_trans_rule_hw_ipv4 *ip_header;
  2518. struct mlx4_net_trans_rule_hw_tcp_udp *l4_header;
  2519. __be64 be_mac = 0;
  2520. __be64 mac_msk = cpu_to_be64(MLX4_MAC_MASK << 16);
  2521. ctrl = (struct mlx4_net_trans_rule_hw_ctrl *)inbox->buf;
  2522. port = be32_to_cpu(ctrl->vf_vep_port) & 0xff;
  2523. eth_header = (struct mlx4_net_trans_rule_hw_eth *)(ctrl + 1);
  2524. /* Clear a space in the inbox for eth header */
  2525. switch (header_id) {
  2526. case MLX4_NET_TRANS_RULE_ID_IPV4:
  2527. ip_header =
  2528. (struct mlx4_net_trans_rule_hw_ipv4 *)(eth_header + 1);
  2529. memmove(ip_header, eth_header,
  2530. sizeof(*ip_header) + sizeof(*l4_header));
  2531. break;
  2532. case MLX4_NET_TRANS_RULE_ID_TCP:
  2533. case MLX4_NET_TRANS_RULE_ID_UDP:
  2534. l4_header = (struct mlx4_net_trans_rule_hw_tcp_udp *)
  2535. (eth_header + 1);
  2536. memmove(l4_header, eth_header, sizeof(*l4_header));
  2537. break;
  2538. default:
  2539. return -EINVAL;
  2540. }
  2541. list_for_each_entry_safe(res, tmp, rlist, list) {
  2542. if (port == res->port) {
  2543. be_mac = cpu_to_be64(res->mac << 16);
  2544. break;
  2545. }
  2546. }
  2547. if (!be_mac) {
  2548. pr_err("Failed adding eth header to FS rule, Can't find matching MAC for port %d .\n",
  2549. port);
  2550. return -EINVAL;
  2551. }
  2552. memset(eth_header, 0, sizeof(*eth_header));
  2553. eth_header->size = sizeof(*eth_header) >> 2;
  2554. eth_header->id = cpu_to_be16(__sw_id_hw[MLX4_NET_TRANS_RULE_ID_ETH]);
  2555. memcpy(eth_header->dst_mac, &be_mac, ETH_ALEN);
  2556. memcpy(eth_header->dst_mac_msk, &mac_msk, ETH_ALEN);
  2557. return 0;
  2558. }
  2559. int mlx4_QP_FLOW_STEERING_ATTACH_wrapper(struct mlx4_dev *dev, int slave,
  2560. struct mlx4_vhcr *vhcr,
  2561. struct mlx4_cmd_mailbox *inbox,
  2562. struct mlx4_cmd_mailbox *outbox,
  2563. struct mlx4_cmd_info *cmd)
  2564. {
  2565. struct mlx4_priv *priv = mlx4_priv(dev);
  2566. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  2567. struct list_head *rlist = &tracker->slave_list[slave].res_list[RES_MAC];
  2568. int err;
  2569. struct mlx4_net_trans_rule_hw_ctrl *ctrl;
  2570. struct _rule_hw *rule_header;
  2571. int header_id;
  2572. if (dev->caps.steering_mode !=
  2573. MLX4_STEERING_MODE_DEVICE_MANAGED)
  2574. return -EOPNOTSUPP;
  2575. ctrl = (struct mlx4_net_trans_rule_hw_ctrl *)inbox->buf;
  2576. rule_header = (struct _rule_hw *)(ctrl + 1);
  2577. header_id = map_hw_to_sw_id(be16_to_cpu(rule_header->id));
  2578. switch (header_id) {
  2579. case MLX4_NET_TRANS_RULE_ID_ETH:
  2580. if (validate_eth_header_mac(slave, rule_header, rlist))
  2581. return -EINVAL;
  2582. break;
  2583. case MLX4_NET_TRANS_RULE_ID_IPV4:
  2584. case MLX4_NET_TRANS_RULE_ID_TCP:
  2585. case MLX4_NET_TRANS_RULE_ID_UDP:
  2586. pr_warn("Can't attach FS rule without L2 headers, adding L2 header.\n");
  2587. if (add_eth_header(dev, slave, inbox, rlist, header_id))
  2588. return -EINVAL;
  2589. vhcr->in_modifier +=
  2590. sizeof(struct mlx4_net_trans_rule_hw_eth) >> 2;
  2591. break;
  2592. default:
  2593. pr_err("Corrupted mailbox.\n");
  2594. return -EINVAL;
  2595. }
  2596. err = mlx4_cmd_imm(dev, inbox->dma, &vhcr->out_param,
  2597. vhcr->in_modifier, 0,
  2598. MLX4_QP_FLOW_STEERING_ATTACH, MLX4_CMD_TIME_CLASS_A,
  2599. MLX4_CMD_NATIVE);
  2600. if (err)
  2601. return err;
  2602. err = add_res_range(dev, slave, vhcr->out_param, 1, RES_FS_RULE, 0);
  2603. if (err) {
  2604. mlx4_err(dev, "Fail to add flow steering resources.\n ");
  2605. /* detach rule*/
  2606. mlx4_cmd(dev, vhcr->out_param, 0, 0,
  2607. MLX4_QP_FLOW_STEERING_ATTACH, MLX4_CMD_TIME_CLASS_A,
  2608. MLX4_CMD_NATIVE);
  2609. }
  2610. return err;
  2611. }
  2612. int mlx4_QP_FLOW_STEERING_DETACH_wrapper(struct mlx4_dev *dev, int slave,
  2613. struct mlx4_vhcr *vhcr,
  2614. struct mlx4_cmd_mailbox *inbox,
  2615. struct mlx4_cmd_mailbox *outbox,
  2616. struct mlx4_cmd_info *cmd)
  2617. {
  2618. int err;
  2619. if (dev->caps.steering_mode !=
  2620. MLX4_STEERING_MODE_DEVICE_MANAGED)
  2621. return -EOPNOTSUPP;
  2622. err = rem_res_range(dev, slave, vhcr->in_param, 1, RES_FS_RULE, 0);
  2623. if (err) {
  2624. mlx4_err(dev, "Fail to remove flow steering resources.\n ");
  2625. return err;
  2626. }
  2627. err = mlx4_cmd(dev, vhcr->in_param, 0, 0,
  2628. MLX4_QP_FLOW_STEERING_DETACH, MLX4_CMD_TIME_CLASS_A,
  2629. MLX4_CMD_NATIVE);
  2630. return err;
  2631. }
  2632. enum {
  2633. BUSY_MAX_RETRIES = 10
  2634. };
  2635. int mlx4_QUERY_IF_STAT_wrapper(struct mlx4_dev *dev, int slave,
  2636. struct mlx4_vhcr *vhcr,
  2637. struct mlx4_cmd_mailbox *inbox,
  2638. struct mlx4_cmd_mailbox *outbox,
  2639. struct mlx4_cmd_info *cmd)
  2640. {
  2641. int err;
  2642. int index = vhcr->in_modifier & 0xffff;
  2643. err = get_res(dev, slave, index, RES_COUNTER, NULL);
  2644. if (err)
  2645. return err;
  2646. err = mlx4_DMA_wrapper(dev, slave, vhcr, inbox, outbox, cmd);
  2647. put_res(dev, slave, index, RES_COUNTER);
  2648. return err;
  2649. }
  2650. static void detach_qp(struct mlx4_dev *dev, int slave, struct res_qp *rqp)
  2651. {
  2652. struct res_gid *rgid;
  2653. struct res_gid *tmp;
  2654. struct mlx4_qp qp; /* dummy for calling attach/detach */
  2655. list_for_each_entry_safe(rgid, tmp, &rqp->mcg_list, list) {
  2656. qp.qpn = rqp->local_qpn;
  2657. (void) mlx4_qp_detach_common(dev, &qp, rgid->gid, rgid->prot,
  2658. rgid->steer);
  2659. list_del(&rgid->list);
  2660. kfree(rgid);
  2661. }
  2662. }
  2663. static int _move_all_busy(struct mlx4_dev *dev, int slave,
  2664. enum mlx4_resource type, int print)
  2665. {
  2666. struct mlx4_priv *priv = mlx4_priv(dev);
  2667. struct mlx4_resource_tracker *tracker =
  2668. &priv->mfunc.master.res_tracker;
  2669. struct list_head *rlist = &tracker->slave_list[slave].res_list[type];
  2670. struct res_common *r;
  2671. struct res_common *tmp;
  2672. int busy;
  2673. busy = 0;
  2674. spin_lock_irq(mlx4_tlock(dev));
  2675. list_for_each_entry_safe(r, tmp, rlist, list) {
  2676. if (r->owner == slave) {
  2677. if (!r->removing) {
  2678. if (r->state == RES_ANY_BUSY) {
  2679. if (print)
  2680. mlx4_dbg(dev,
  2681. "%s id 0x%llx is busy\n",
  2682. ResourceType(type),
  2683. r->res_id);
  2684. ++busy;
  2685. } else {
  2686. r->from_state = r->state;
  2687. r->state = RES_ANY_BUSY;
  2688. r->removing = 1;
  2689. }
  2690. }
  2691. }
  2692. }
  2693. spin_unlock_irq(mlx4_tlock(dev));
  2694. return busy;
  2695. }
  2696. static int move_all_busy(struct mlx4_dev *dev, int slave,
  2697. enum mlx4_resource type)
  2698. {
  2699. unsigned long begin;
  2700. int busy;
  2701. begin = jiffies;
  2702. do {
  2703. busy = _move_all_busy(dev, slave, type, 0);
  2704. if (time_after(jiffies, begin + 5 * HZ))
  2705. break;
  2706. if (busy)
  2707. cond_resched();
  2708. } while (busy);
  2709. if (busy)
  2710. busy = _move_all_busy(dev, slave, type, 1);
  2711. return busy;
  2712. }
  2713. static void rem_slave_qps(struct mlx4_dev *dev, int slave)
  2714. {
  2715. struct mlx4_priv *priv = mlx4_priv(dev);
  2716. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  2717. struct list_head *qp_list =
  2718. &tracker->slave_list[slave].res_list[RES_QP];
  2719. struct res_qp *qp;
  2720. struct res_qp *tmp;
  2721. int state;
  2722. u64 in_param;
  2723. int qpn;
  2724. int err;
  2725. err = move_all_busy(dev, slave, RES_QP);
  2726. if (err)
  2727. mlx4_warn(dev, "rem_slave_qps: Could not move all qps to busy"
  2728. "for slave %d\n", slave);
  2729. spin_lock_irq(mlx4_tlock(dev));
  2730. list_for_each_entry_safe(qp, tmp, qp_list, com.list) {
  2731. spin_unlock_irq(mlx4_tlock(dev));
  2732. if (qp->com.owner == slave) {
  2733. qpn = qp->com.res_id;
  2734. detach_qp(dev, slave, qp);
  2735. state = qp->com.from_state;
  2736. while (state != 0) {
  2737. switch (state) {
  2738. case RES_QP_RESERVED:
  2739. spin_lock_irq(mlx4_tlock(dev));
  2740. rb_erase(&qp->com.node,
  2741. &tracker->res_tree[RES_QP]);
  2742. list_del(&qp->com.list);
  2743. spin_unlock_irq(mlx4_tlock(dev));
  2744. kfree(qp);
  2745. state = 0;
  2746. break;
  2747. case RES_QP_MAPPED:
  2748. if (!valid_reserved(dev, slave, qpn))
  2749. __mlx4_qp_free_icm(dev, qpn);
  2750. state = RES_QP_RESERVED;
  2751. break;
  2752. case RES_QP_HW:
  2753. in_param = slave;
  2754. err = mlx4_cmd(dev, in_param,
  2755. qp->local_qpn, 2,
  2756. MLX4_CMD_2RST_QP,
  2757. MLX4_CMD_TIME_CLASS_A,
  2758. MLX4_CMD_NATIVE);
  2759. if (err)
  2760. mlx4_dbg(dev, "rem_slave_qps: failed"
  2761. " to move slave %d qpn %d to"
  2762. " reset\n", slave,
  2763. qp->local_qpn);
  2764. atomic_dec(&qp->rcq->ref_count);
  2765. atomic_dec(&qp->scq->ref_count);
  2766. atomic_dec(&qp->mtt->ref_count);
  2767. if (qp->srq)
  2768. atomic_dec(&qp->srq->ref_count);
  2769. state = RES_QP_MAPPED;
  2770. break;
  2771. default:
  2772. state = 0;
  2773. }
  2774. }
  2775. }
  2776. spin_lock_irq(mlx4_tlock(dev));
  2777. }
  2778. spin_unlock_irq(mlx4_tlock(dev));
  2779. }
  2780. static void rem_slave_srqs(struct mlx4_dev *dev, int slave)
  2781. {
  2782. struct mlx4_priv *priv = mlx4_priv(dev);
  2783. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  2784. struct list_head *srq_list =
  2785. &tracker->slave_list[slave].res_list[RES_SRQ];
  2786. struct res_srq *srq;
  2787. struct res_srq *tmp;
  2788. int state;
  2789. u64 in_param;
  2790. LIST_HEAD(tlist);
  2791. int srqn;
  2792. int err;
  2793. err = move_all_busy(dev, slave, RES_SRQ);
  2794. if (err)
  2795. mlx4_warn(dev, "rem_slave_srqs: Could not move all srqs to "
  2796. "busy for slave %d\n", slave);
  2797. spin_lock_irq(mlx4_tlock(dev));
  2798. list_for_each_entry_safe(srq, tmp, srq_list, com.list) {
  2799. spin_unlock_irq(mlx4_tlock(dev));
  2800. if (srq->com.owner == slave) {
  2801. srqn = srq->com.res_id;
  2802. state = srq->com.from_state;
  2803. while (state != 0) {
  2804. switch (state) {
  2805. case RES_SRQ_ALLOCATED:
  2806. __mlx4_srq_free_icm(dev, srqn);
  2807. spin_lock_irq(mlx4_tlock(dev));
  2808. rb_erase(&srq->com.node,
  2809. &tracker->res_tree[RES_SRQ]);
  2810. list_del(&srq->com.list);
  2811. spin_unlock_irq(mlx4_tlock(dev));
  2812. kfree(srq);
  2813. state = 0;
  2814. break;
  2815. case RES_SRQ_HW:
  2816. in_param = slave;
  2817. err = mlx4_cmd(dev, in_param, srqn, 1,
  2818. MLX4_CMD_HW2SW_SRQ,
  2819. MLX4_CMD_TIME_CLASS_A,
  2820. MLX4_CMD_NATIVE);
  2821. if (err)
  2822. mlx4_dbg(dev, "rem_slave_srqs: failed"
  2823. " to move slave %d srq %d to"
  2824. " SW ownership\n",
  2825. slave, srqn);
  2826. atomic_dec(&srq->mtt->ref_count);
  2827. if (srq->cq)
  2828. atomic_dec(&srq->cq->ref_count);
  2829. state = RES_SRQ_ALLOCATED;
  2830. break;
  2831. default:
  2832. state = 0;
  2833. }
  2834. }
  2835. }
  2836. spin_lock_irq(mlx4_tlock(dev));
  2837. }
  2838. spin_unlock_irq(mlx4_tlock(dev));
  2839. }
  2840. static void rem_slave_cqs(struct mlx4_dev *dev, int slave)
  2841. {
  2842. struct mlx4_priv *priv = mlx4_priv(dev);
  2843. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  2844. struct list_head *cq_list =
  2845. &tracker->slave_list[slave].res_list[RES_CQ];
  2846. struct res_cq *cq;
  2847. struct res_cq *tmp;
  2848. int state;
  2849. u64 in_param;
  2850. LIST_HEAD(tlist);
  2851. int cqn;
  2852. int err;
  2853. err = move_all_busy(dev, slave, RES_CQ);
  2854. if (err)
  2855. mlx4_warn(dev, "rem_slave_cqs: Could not move all cqs to "
  2856. "busy for slave %d\n", slave);
  2857. spin_lock_irq(mlx4_tlock(dev));
  2858. list_for_each_entry_safe(cq, tmp, cq_list, com.list) {
  2859. spin_unlock_irq(mlx4_tlock(dev));
  2860. if (cq->com.owner == slave && !atomic_read(&cq->ref_count)) {
  2861. cqn = cq->com.res_id;
  2862. state = cq->com.from_state;
  2863. while (state != 0) {
  2864. switch (state) {
  2865. case RES_CQ_ALLOCATED:
  2866. __mlx4_cq_free_icm(dev, cqn);
  2867. spin_lock_irq(mlx4_tlock(dev));
  2868. rb_erase(&cq->com.node,
  2869. &tracker->res_tree[RES_CQ]);
  2870. list_del(&cq->com.list);
  2871. spin_unlock_irq(mlx4_tlock(dev));
  2872. kfree(cq);
  2873. state = 0;
  2874. break;
  2875. case RES_CQ_HW:
  2876. in_param = slave;
  2877. err = mlx4_cmd(dev, in_param, cqn, 1,
  2878. MLX4_CMD_HW2SW_CQ,
  2879. MLX4_CMD_TIME_CLASS_A,
  2880. MLX4_CMD_NATIVE);
  2881. if (err)
  2882. mlx4_dbg(dev, "rem_slave_cqs: failed"
  2883. " to move slave %d cq %d to"
  2884. " SW ownership\n",
  2885. slave, cqn);
  2886. atomic_dec(&cq->mtt->ref_count);
  2887. state = RES_CQ_ALLOCATED;
  2888. break;
  2889. default:
  2890. state = 0;
  2891. }
  2892. }
  2893. }
  2894. spin_lock_irq(mlx4_tlock(dev));
  2895. }
  2896. spin_unlock_irq(mlx4_tlock(dev));
  2897. }
  2898. static void rem_slave_mrs(struct mlx4_dev *dev, int slave)
  2899. {
  2900. struct mlx4_priv *priv = mlx4_priv(dev);
  2901. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  2902. struct list_head *mpt_list =
  2903. &tracker->slave_list[slave].res_list[RES_MPT];
  2904. struct res_mpt *mpt;
  2905. struct res_mpt *tmp;
  2906. int state;
  2907. u64 in_param;
  2908. LIST_HEAD(tlist);
  2909. int mptn;
  2910. int err;
  2911. err = move_all_busy(dev, slave, RES_MPT);
  2912. if (err)
  2913. mlx4_warn(dev, "rem_slave_mrs: Could not move all mpts to "
  2914. "busy for slave %d\n", slave);
  2915. spin_lock_irq(mlx4_tlock(dev));
  2916. list_for_each_entry_safe(mpt, tmp, mpt_list, com.list) {
  2917. spin_unlock_irq(mlx4_tlock(dev));
  2918. if (mpt->com.owner == slave) {
  2919. mptn = mpt->com.res_id;
  2920. state = mpt->com.from_state;
  2921. while (state != 0) {
  2922. switch (state) {
  2923. case RES_MPT_RESERVED:
  2924. __mlx4_mr_release(dev, mpt->key);
  2925. spin_lock_irq(mlx4_tlock(dev));
  2926. rb_erase(&mpt->com.node,
  2927. &tracker->res_tree[RES_MPT]);
  2928. list_del(&mpt->com.list);
  2929. spin_unlock_irq(mlx4_tlock(dev));
  2930. kfree(mpt);
  2931. state = 0;
  2932. break;
  2933. case RES_MPT_MAPPED:
  2934. __mlx4_mr_free_icm(dev, mpt->key);
  2935. state = RES_MPT_RESERVED;
  2936. break;
  2937. case RES_MPT_HW:
  2938. in_param = slave;
  2939. err = mlx4_cmd(dev, in_param, mptn, 0,
  2940. MLX4_CMD_HW2SW_MPT,
  2941. MLX4_CMD_TIME_CLASS_A,
  2942. MLX4_CMD_NATIVE);
  2943. if (err)
  2944. mlx4_dbg(dev, "rem_slave_mrs: failed"
  2945. " to move slave %d mpt %d to"
  2946. " SW ownership\n",
  2947. slave, mptn);
  2948. if (mpt->mtt)
  2949. atomic_dec(&mpt->mtt->ref_count);
  2950. state = RES_MPT_MAPPED;
  2951. break;
  2952. default:
  2953. state = 0;
  2954. }
  2955. }
  2956. }
  2957. spin_lock_irq(mlx4_tlock(dev));
  2958. }
  2959. spin_unlock_irq(mlx4_tlock(dev));
  2960. }
  2961. static void rem_slave_mtts(struct mlx4_dev *dev, int slave)
  2962. {
  2963. struct mlx4_priv *priv = mlx4_priv(dev);
  2964. struct mlx4_resource_tracker *tracker =
  2965. &priv->mfunc.master.res_tracker;
  2966. struct list_head *mtt_list =
  2967. &tracker->slave_list[slave].res_list[RES_MTT];
  2968. struct res_mtt *mtt;
  2969. struct res_mtt *tmp;
  2970. int state;
  2971. LIST_HEAD(tlist);
  2972. int base;
  2973. int err;
  2974. err = move_all_busy(dev, slave, RES_MTT);
  2975. if (err)
  2976. mlx4_warn(dev, "rem_slave_mtts: Could not move all mtts to "
  2977. "busy for slave %d\n", slave);
  2978. spin_lock_irq(mlx4_tlock(dev));
  2979. list_for_each_entry_safe(mtt, tmp, mtt_list, com.list) {
  2980. spin_unlock_irq(mlx4_tlock(dev));
  2981. if (mtt->com.owner == slave) {
  2982. base = mtt->com.res_id;
  2983. state = mtt->com.from_state;
  2984. while (state != 0) {
  2985. switch (state) {
  2986. case RES_MTT_ALLOCATED:
  2987. __mlx4_free_mtt_range(dev, base,
  2988. mtt->order);
  2989. spin_lock_irq(mlx4_tlock(dev));
  2990. rb_erase(&mtt->com.node,
  2991. &tracker->res_tree[RES_MTT]);
  2992. list_del(&mtt->com.list);
  2993. spin_unlock_irq(mlx4_tlock(dev));
  2994. kfree(mtt);
  2995. state = 0;
  2996. break;
  2997. default:
  2998. state = 0;
  2999. }
  3000. }
  3001. }
  3002. spin_lock_irq(mlx4_tlock(dev));
  3003. }
  3004. spin_unlock_irq(mlx4_tlock(dev));
  3005. }
  3006. static void rem_slave_fs_rule(struct mlx4_dev *dev, int slave)
  3007. {
  3008. struct mlx4_priv *priv = mlx4_priv(dev);
  3009. struct mlx4_resource_tracker *tracker =
  3010. &priv->mfunc.master.res_tracker;
  3011. struct list_head *fs_rule_list =
  3012. &tracker->slave_list[slave].res_list[RES_FS_RULE];
  3013. struct res_fs_rule *fs_rule;
  3014. struct res_fs_rule *tmp;
  3015. int state;
  3016. u64 base;
  3017. int err;
  3018. err = move_all_busy(dev, slave, RES_FS_RULE);
  3019. if (err)
  3020. mlx4_warn(dev, "rem_slave_fs_rule: Could not move all mtts to busy for slave %d\n",
  3021. slave);
  3022. spin_lock_irq(mlx4_tlock(dev));
  3023. list_for_each_entry_safe(fs_rule, tmp, fs_rule_list, com.list) {
  3024. spin_unlock_irq(mlx4_tlock(dev));
  3025. if (fs_rule->com.owner == slave) {
  3026. base = fs_rule->com.res_id;
  3027. state = fs_rule->com.from_state;
  3028. while (state != 0) {
  3029. switch (state) {
  3030. case RES_FS_RULE_ALLOCATED:
  3031. /* detach rule */
  3032. err = mlx4_cmd(dev, base, 0, 0,
  3033. MLX4_QP_FLOW_STEERING_DETACH,
  3034. MLX4_CMD_TIME_CLASS_A,
  3035. MLX4_CMD_NATIVE);
  3036. spin_lock_irq(mlx4_tlock(dev));
  3037. rb_erase(&fs_rule->com.node,
  3038. &tracker->res_tree[RES_FS_RULE]);
  3039. list_del(&fs_rule->com.list);
  3040. spin_unlock_irq(mlx4_tlock(dev));
  3041. kfree(fs_rule);
  3042. state = 0;
  3043. break;
  3044. default:
  3045. state = 0;
  3046. }
  3047. }
  3048. }
  3049. spin_lock_irq(mlx4_tlock(dev));
  3050. }
  3051. spin_unlock_irq(mlx4_tlock(dev));
  3052. }
  3053. static void rem_slave_eqs(struct mlx4_dev *dev, int slave)
  3054. {
  3055. struct mlx4_priv *priv = mlx4_priv(dev);
  3056. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  3057. struct list_head *eq_list =
  3058. &tracker->slave_list[slave].res_list[RES_EQ];
  3059. struct res_eq *eq;
  3060. struct res_eq *tmp;
  3061. int err;
  3062. int state;
  3063. LIST_HEAD(tlist);
  3064. int eqn;
  3065. struct mlx4_cmd_mailbox *mailbox;
  3066. err = move_all_busy(dev, slave, RES_EQ);
  3067. if (err)
  3068. mlx4_warn(dev, "rem_slave_eqs: Could not move all eqs to "
  3069. "busy for slave %d\n", slave);
  3070. spin_lock_irq(mlx4_tlock(dev));
  3071. list_for_each_entry_safe(eq, tmp, eq_list, com.list) {
  3072. spin_unlock_irq(mlx4_tlock(dev));
  3073. if (eq->com.owner == slave) {
  3074. eqn = eq->com.res_id;
  3075. state = eq->com.from_state;
  3076. while (state != 0) {
  3077. switch (state) {
  3078. case RES_EQ_RESERVED:
  3079. spin_lock_irq(mlx4_tlock(dev));
  3080. rb_erase(&eq->com.node,
  3081. &tracker->res_tree[RES_EQ]);
  3082. list_del(&eq->com.list);
  3083. spin_unlock_irq(mlx4_tlock(dev));
  3084. kfree(eq);
  3085. state = 0;
  3086. break;
  3087. case RES_EQ_HW:
  3088. mailbox = mlx4_alloc_cmd_mailbox(dev);
  3089. if (IS_ERR(mailbox)) {
  3090. cond_resched();
  3091. continue;
  3092. }
  3093. err = mlx4_cmd_box(dev, slave, 0,
  3094. eqn & 0xff, 0,
  3095. MLX4_CMD_HW2SW_EQ,
  3096. MLX4_CMD_TIME_CLASS_A,
  3097. MLX4_CMD_NATIVE);
  3098. if (err)
  3099. mlx4_dbg(dev, "rem_slave_eqs: failed"
  3100. " to move slave %d eqs %d to"
  3101. " SW ownership\n", slave, eqn);
  3102. mlx4_free_cmd_mailbox(dev, mailbox);
  3103. atomic_dec(&eq->mtt->ref_count);
  3104. state = RES_EQ_RESERVED;
  3105. break;
  3106. default:
  3107. state = 0;
  3108. }
  3109. }
  3110. }
  3111. spin_lock_irq(mlx4_tlock(dev));
  3112. }
  3113. spin_unlock_irq(mlx4_tlock(dev));
  3114. }
  3115. static void rem_slave_counters(struct mlx4_dev *dev, int slave)
  3116. {
  3117. struct mlx4_priv *priv = mlx4_priv(dev);
  3118. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  3119. struct list_head *counter_list =
  3120. &tracker->slave_list[slave].res_list[RES_COUNTER];
  3121. struct res_counter *counter;
  3122. struct res_counter *tmp;
  3123. int err;
  3124. int index;
  3125. err = move_all_busy(dev, slave, RES_COUNTER);
  3126. if (err)
  3127. mlx4_warn(dev, "rem_slave_counters: Could not move all counters to "
  3128. "busy for slave %d\n", slave);
  3129. spin_lock_irq(mlx4_tlock(dev));
  3130. list_for_each_entry_safe(counter, tmp, counter_list, com.list) {
  3131. if (counter->com.owner == slave) {
  3132. index = counter->com.res_id;
  3133. rb_erase(&counter->com.node,
  3134. &tracker->res_tree[RES_COUNTER]);
  3135. list_del(&counter->com.list);
  3136. kfree(counter);
  3137. __mlx4_counter_free(dev, index);
  3138. }
  3139. }
  3140. spin_unlock_irq(mlx4_tlock(dev));
  3141. }
  3142. static void rem_slave_xrcdns(struct mlx4_dev *dev, int slave)
  3143. {
  3144. struct mlx4_priv *priv = mlx4_priv(dev);
  3145. struct mlx4_resource_tracker *tracker = &priv->mfunc.master.res_tracker;
  3146. struct list_head *xrcdn_list =
  3147. &tracker->slave_list[slave].res_list[RES_XRCD];
  3148. struct res_xrcdn *xrcd;
  3149. struct res_xrcdn *tmp;
  3150. int err;
  3151. int xrcdn;
  3152. err = move_all_busy(dev, slave, RES_XRCD);
  3153. if (err)
  3154. mlx4_warn(dev, "rem_slave_xrcdns: Could not move all xrcdns to "
  3155. "busy for slave %d\n", slave);
  3156. spin_lock_irq(mlx4_tlock(dev));
  3157. list_for_each_entry_safe(xrcd, tmp, xrcdn_list, com.list) {
  3158. if (xrcd->com.owner == slave) {
  3159. xrcdn = xrcd->com.res_id;
  3160. rb_erase(&xrcd->com.node, &tracker->res_tree[RES_XRCD]);
  3161. list_del(&xrcd->com.list);
  3162. kfree(xrcd);
  3163. __mlx4_xrcd_free(dev, xrcdn);
  3164. }
  3165. }
  3166. spin_unlock_irq(mlx4_tlock(dev));
  3167. }
  3168. void mlx4_delete_all_resources_for_slave(struct mlx4_dev *dev, int slave)
  3169. {
  3170. struct mlx4_priv *priv = mlx4_priv(dev);
  3171. mutex_lock(&priv->mfunc.master.res_tracker.slave_list[slave].mutex);
  3172. /*VLAN*/
  3173. rem_slave_macs(dev, slave);
  3174. rem_slave_qps(dev, slave);
  3175. rem_slave_srqs(dev, slave);
  3176. rem_slave_cqs(dev, slave);
  3177. rem_slave_mrs(dev, slave);
  3178. rem_slave_eqs(dev, slave);
  3179. rem_slave_mtts(dev, slave);
  3180. rem_slave_counters(dev, slave);
  3181. rem_slave_xrcdns(dev, slave);
  3182. rem_slave_fs_rule(dev, slave);
  3183. mutex_unlock(&priv->mfunc.master.res_tracker.slave_list[slave].mutex);
  3184. }