highbank.c 5.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215
  1. /*
  2. * Copyright 2010-2011 Calxeda, Inc.
  3. *
  4. * This program is free software; you can redistribute it and/or modify it
  5. * under the terms and conditions of the GNU General Public License,
  6. * version 2, as published by the Free Software Foundation.
  7. *
  8. * This program is distributed in the hope it will be useful, but WITHOUT
  9. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  10. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  11. * more details.
  12. *
  13. * You should have received a copy of the GNU General Public License along with
  14. * this program. If not, see <http://www.gnu.org/licenses/>.
  15. */
  16. #include <linux/clk.h>
  17. #include <linux/clkdev.h>
  18. #include <linux/dma-mapping.h>
  19. #include <linux/io.h>
  20. #include <linux/irq.h>
  21. #include <linux/irqdomain.h>
  22. #include <linux/of.h>
  23. #include <linux/of_irq.h>
  24. #include <linux/of_platform.h>
  25. #include <linux/of_address.h>
  26. #include <linux/smp.h>
  27. #include <linux/amba/bus.h>
  28. #include <asm/cacheflush.h>
  29. #include <asm/smp_plat.h>
  30. #include <asm/smp_twd.h>
  31. #include <asm/hardware/arm_timer.h>
  32. #include <asm/hardware/timer-sp.h>
  33. #include <asm/hardware/gic.h>
  34. #include <asm/hardware/cache-l2x0.h>
  35. #include <asm/mach/arch.h>
  36. #include <asm/mach/time.h>
  37. #include "core.h"
  38. #include "sysregs.h"
  39. void __iomem *sregs_base;
  40. void __iomem *scu_base_addr;
  41. static void __init highbank_scu_map_io(void)
  42. {
  43. unsigned long base;
  44. /* Get SCU base */
  45. asm("mrc p15, 4, %0, c15, c0, 0" : "=r" (base));
  46. scu_base_addr = ioremap(base, SZ_4K);
  47. }
  48. static void __init highbank_map_io(void)
  49. {
  50. highbank_lluart_map_io();
  51. }
  52. #define HB_JUMP_TABLE_PHYS(cpu) (0x40 + (0x10 * (cpu)))
  53. #define HB_JUMP_TABLE_VIRT(cpu) phys_to_virt(HB_JUMP_TABLE_PHYS(cpu))
  54. void highbank_set_cpu_jump(int cpu, void *jump_addr)
  55. {
  56. cpu = cpu_logical_map(cpu);
  57. writel(virt_to_phys(jump_addr), HB_JUMP_TABLE_VIRT(cpu));
  58. __cpuc_flush_dcache_area(HB_JUMP_TABLE_VIRT(cpu), 16);
  59. outer_clean_range(HB_JUMP_TABLE_PHYS(cpu),
  60. HB_JUMP_TABLE_PHYS(cpu) + 15);
  61. }
  62. const static struct of_device_id irq_match[] = {
  63. { .compatible = "arm,cortex-a9-gic", .data = gic_of_init, },
  64. {}
  65. };
  66. #ifdef CONFIG_CACHE_L2X0
  67. static void highbank_l2x0_disable(void)
  68. {
  69. /* Disable PL310 L2 Cache controller */
  70. highbank_smc1(0x102, 0x0);
  71. }
  72. #endif
  73. static void __init highbank_init_irq(void)
  74. {
  75. of_irq_init(irq_match);
  76. if (of_find_compatible_node(NULL, NULL, "arm,cortex-a9"))
  77. highbank_scu_map_io();
  78. #ifdef CONFIG_CACHE_L2X0
  79. /* Enable PL310 L2 Cache controller */
  80. highbank_smc1(0x102, 0x1);
  81. l2x0_of_init(0, ~0UL);
  82. outer_cache.disable = highbank_l2x0_disable;
  83. #endif
  84. }
  85. static struct clk_lookup lookup = {
  86. .dev_id = "sp804",
  87. .con_id = NULL,
  88. };
  89. static void __init highbank_timer_init(void)
  90. {
  91. int irq;
  92. struct device_node *np;
  93. void __iomem *timer_base;
  94. /* Map system registers */
  95. np = of_find_compatible_node(NULL, NULL, "calxeda,hb-sregs");
  96. sregs_base = of_iomap(np, 0);
  97. WARN_ON(!sregs_base);
  98. np = of_find_compatible_node(NULL, NULL, "arm,sp804");
  99. timer_base = of_iomap(np, 0);
  100. WARN_ON(!timer_base);
  101. irq = irq_of_parse_and_map(np, 0);
  102. highbank_clocks_init();
  103. lookup.clk = of_clk_get(np, 0);
  104. clkdev_add(&lookup);
  105. sp804_clocksource_and_sched_clock_init(timer_base + 0x20, "timer1");
  106. sp804_clockevents_init(timer_base, irq, "timer0");
  107. twd_local_timer_of_register();
  108. }
  109. static struct sys_timer highbank_timer = {
  110. .init = highbank_timer_init,
  111. };
  112. static void highbank_power_off(void)
  113. {
  114. hignbank_set_pwr_shutdown();
  115. while (1)
  116. cpu_do_idle();
  117. }
  118. static int highbank_platform_notifier(struct notifier_block *nb,
  119. unsigned long event, void *__dev)
  120. {
  121. struct resource *res;
  122. int reg = -1;
  123. struct device *dev = __dev;
  124. if (event != BUS_NOTIFY_ADD_DEVICE)
  125. return NOTIFY_DONE;
  126. if (of_device_is_compatible(dev->of_node, "calxeda,hb-ahci"))
  127. reg = 0xc;
  128. else if (of_device_is_compatible(dev->of_node, "calxeda,hb-sdhci"))
  129. reg = 0x18;
  130. else if (of_device_is_compatible(dev->of_node, "arm,pl330"))
  131. reg = 0x20;
  132. else if (of_device_is_compatible(dev->of_node, "calxeda,hb-xgmac")) {
  133. res = platform_get_resource(to_platform_device(dev),
  134. IORESOURCE_MEM, 0);
  135. if (res) {
  136. if (res->start == 0xfff50000)
  137. reg = 0;
  138. else if (res->start == 0xfff51000)
  139. reg = 4;
  140. }
  141. }
  142. if (reg < 0)
  143. return NOTIFY_DONE;
  144. if (of_property_read_bool(dev->of_node, "dma-coherent")) {
  145. writel(0xff31, sregs_base + reg);
  146. set_dma_ops(dev, &arm_coherent_dma_ops);
  147. } else
  148. writel(0, sregs_base + reg);
  149. return NOTIFY_OK;
  150. }
  151. static struct notifier_block highbank_amba_nb = {
  152. .notifier_call = highbank_platform_notifier,
  153. };
  154. static struct notifier_block highbank_platform_nb = {
  155. .notifier_call = highbank_platform_notifier,
  156. };
  157. static void __init highbank_init(void)
  158. {
  159. pm_power_off = highbank_power_off;
  160. highbank_pm_init();
  161. bus_register_notifier(&platform_bus_type, &highbank_platform_nb);
  162. bus_register_notifier(&amba_bustype, &highbank_amba_nb);
  163. of_platform_populate(NULL, of_default_bus_match_table, NULL, NULL);
  164. }
  165. static const char *highbank_match[] __initconst = {
  166. "calxeda,highbank",
  167. NULL,
  168. };
  169. DT_MACHINE_START(HIGHBANK, "Highbank")
  170. .smp = smp_ops(highbank_smp_ops),
  171. .map_io = highbank_map_io,
  172. .init_irq = highbank_init_irq,
  173. .timer = &highbank_timer,
  174. .handle_irq = gic_handle_irq,
  175. .init_machine = highbank_init,
  176. .dt_compat = highbank_match,
  177. .restart = highbank_restart,
  178. MACHINE_END