link.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555
  1. /*
  2. * Copyright (c) 2012 Qualcomm Atheros, Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #include "ath9k.h"
  17. /*
  18. * TX polling - checks if the TX engine is stuck somewhere
  19. * and issues a chip reset if so.
  20. */
  21. void ath_tx_complete_poll_work(struct work_struct *work)
  22. {
  23. struct ath_softc *sc = container_of(work, struct ath_softc,
  24. tx_complete_work.work);
  25. struct ath_txq *txq;
  26. int i;
  27. bool needreset = false;
  28. #ifdef CONFIG_ATH9K_DEBUGFS
  29. sc->tx_complete_poll_work_seen++;
  30. #endif
  31. for (i = 0; i < ATH9K_NUM_TX_QUEUES; i++)
  32. if (ATH_TXQ_SETUP(sc, i)) {
  33. txq = &sc->tx.txq[i];
  34. ath_txq_lock(sc, txq);
  35. if (txq->axq_depth) {
  36. if (txq->axq_tx_inprogress) {
  37. needreset = true;
  38. ath_txq_unlock(sc, txq);
  39. break;
  40. } else {
  41. txq->axq_tx_inprogress = true;
  42. }
  43. }
  44. ath_txq_unlock_complete(sc, txq);
  45. }
  46. if (needreset) {
  47. ath_dbg(ath9k_hw_common(sc->sc_ah), RESET,
  48. "tx hung, resetting the chip\n");
  49. ath9k_queue_reset(sc, RESET_TYPE_TX_HANG);
  50. return;
  51. }
  52. ieee80211_queue_delayed_work(sc->hw, &sc->tx_complete_work,
  53. msecs_to_jiffies(ATH_TX_COMPLETE_POLL_INT));
  54. }
  55. /*
  56. * Checks if the BB/MAC is hung.
  57. */
  58. void ath_hw_check(struct work_struct *work)
  59. {
  60. struct ath_softc *sc = container_of(work, struct ath_softc, hw_check_work);
  61. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  62. unsigned long flags;
  63. int busy;
  64. u8 is_alive, nbeacon = 1;
  65. enum ath_reset_type type;
  66. ath9k_ps_wakeup(sc);
  67. is_alive = ath9k_hw_check_alive(sc->sc_ah);
  68. if (is_alive && !AR_SREV_9300(sc->sc_ah))
  69. goto out;
  70. else if (!is_alive && AR_SREV_9300(sc->sc_ah)) {
  71. ath_dbg(common, RESET,
  72. "DCU stuck is detected. Schedule chip reset\n");
  73. type = RESET_TYPE_MAC_HANG;
  74. goto sched_reset;
  75. }
  76. spin_lock_irqsave(&common->cc_lock, flags);
  77. busy = ath_update_survey_stats(sc);
  78. spin_unlock_irqrestore(&common->cc_lock, flags);
  79. ath_dbg(common, RESET, "Possible baseband hang, busy=%d (try %d)\n",
  80. busy, sc->hw_busy_count + 1);
  81. if (busy >= 99) {
  82. if (++sc->hw_busy_count >= 3) {
  83. type = RESET_TYPE_BB_HANG;
  84. goto sched_reset;
  85. }
  86. } else if (busy >= 0) {
  87. sc->hw_busy_count = 0;
  88. nbeacon = 3;
  89. }
  90. ath_start_rx_poll(sc, nbeacon);
  91. goto out;
  92. sched_reset:
  93. ath9k_queue_reset(sc, type);
  94. out:
  95. ath9k_ps_restore(sc);
  96. }
  97. /*
  98. * PLL-WAR for AR9485/AR9340
  99. */
  100. static bool ath_hw_pll_rx_hang_check(struct ath_softc *sc, u32 pll_sqsum)
  101. {
  102. static int count;
  103. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  104. if (pll_sqsum >= 0x40000) {
  105. count++;
  106. if (count == 3) {
  107. ath_dbg(common, RESET, "PLL WAR, resetting the chip\n");
  108. ath9k_queue_reset(sc, RESET_TYPE_PLL_HANG);
  109. count = 0;
  110. return true;
  111. }
  112. } else {
  113. count = 0;
  114. }
  115. return false;
  116. }
  117. void ath_hw_pll_work(struct work_struct *work)
  118. {
  119. u32 pll_sqsum;
  120. struct ath_softc *sc = container_of(work, struct ath_softc,
  121. hw_pll_work.work);
  122. /*
  123. * ensure that the PLL WAR is executed only
  124. * after the STA is associated (or) if the
  125. * beaconing had started in interfaces that
  126. * uses beacons.
  127. */
  128. if (!test_bit(SC_OP_BEACONS, &sc->sc_flags))
  129. return;
  130. ath9k_ps_wakeup(sc);
  131. pll_sqsum = ar9003_get_pll_sqsum_dvc(sc->sc_ah);
  132. ath9k_ps_restore(sc);
  133. if (ath_hw_pll_rx_hang_check(sc, pll_sqsum))
  134. return;
  135. ieee80211_queue_delayed_work(sc->hw, &sc->hw_pll_work,
  136. msecs_to_jiffies(ATH_PLL_WORK_INTERVAL));
  137. }
  138. /*
  139. * RX Polling - monitors baseband hangs.
  140. */
  141. void ath_start_rx_poll(struct ath_softc *sc, u8 nbeacon)
  142. {
  143. if (!AR_SREV_9300(sc->sc_ah))
  144. return;
  145. if (!test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags))
  146. return;
  147. mod_timer(&sc->rx_poll_timer, jiffies + msecs_to_jiffies
  148. (nbeacon * sc->cur_beacon_conf.beacon_interval));
  149. }
  150. void ath_rx_poll(unsigned long data)
  151. {
  152. struct ath_softc *sc = (struct ath_softc *)data;
  153. ieee80211_queue_work(sc->hw, &sc->hw_check_work);
  154. }
  155. /*
  156. * PA Pre-distortion.
  157. */
  158. static void ath_paprd_activate(struct ath_softc *sc)
  159. {
  160. struct ath_hw *ah = sc->sc_ah;
  161. struct ath9k_hw_cal_data *caldata = ah->caldata;
  162. int chain;
  163. if (!caldata || !caldata->paprd_done)
  164. return;
  165. ath9k_ps_wakeup(sc);
  166. ar9003_paprd_enable(ah, false);
  167. for (chain = 0; chain < AR9300_MAX_CHAINS; chain++) {
  168. if (!(ah->txchainmask & BIT(chain)))
  169. continue;
  170. ar9003_paprd_populate_single_table(ah, caldata, chain);
  171. }
  172. ar9003_paprd_enable(ah, true);
  173. ath9k_ps_restore(sc);
  174. }
  175. static bool ath_paprd_send_frame(struct ath_softc *sc, struct sk_buff *skb, int chain)
  176. {
  177. struct ieee80211_hw *hw = sc->hw;
  178. struct ieee80211_tx_info *tx_info = IEEE80211_SKB_CB(skb);
  179. struct ath_hw *ah = sc->sc_ah;
  180. struct ath_common *common = ath9k_hw_common(ah);
  181. struct ath_tx_control txctl;
  182. int time_left;
  183. memset(&txctl, 0, sizeof(txctl));
  184. txctl.txq = sc->tx.txq_map[WME_AC_BE];
  185. memset(tx_info, 0, sizeof(*tx_info));
  186. tx_info->band = hw->conf.channel->band;
  187. tx_info->flags |= IEEE80211_TX_CTL_NO_ACK;
  188. tx_info->control.rates[0].idx = 0;
  189. tx_info->control.rates[0].count = 1;
  190. tx_info->control.rates[0].flags = IEEE80211_TX_RC_MCS;
  191. tx_info->control.rates[1].idx = -1;
  192. init_completion(&sc->paprd_complete);
  193. txctl.paprd = BIT(chain);
  194. if (ath_tx_start(hw, skb, &txctl) != 0) {
  195. ath_dbg(common, CALIBRATE, "PAPRD TX failed\n");
  196. dev_kfree_skb_any(skb);
  197. return false;
  198. }
  199. time_left = wait_for_completion_timeout(&sc->paprd_complete,
  200. msecs_to_jiffies(ATH_PAPRD_TIMEOUT));
  201. if (!time_left)
  202. ath_dbg(common, CALIBRATE,
  203. "Timeout waiting for paprd training on TX chain %d\n",
  204. chain);
  205. return !!time_left;
  206. }
  207. void ath_paprd_calibrate(struct work_struct *work)
  208. {
  209. struct ath_softc *sc = container_of(work, struct ath_softc, paprd_work);
  210. struct ieee80211_hw *hw = sc->hw;
  211. struct ath_hw *ah = sc->sc_ah;
  212. struct ieee80211_hdr *hdr;
  213. struct sk_buff *skb = NULL;
  214. struct ath9k_hw_cal_data *caldata = ah->caldata;
  215. struct ath_common *common = ath9k_hw_common(ah);
  216. int ftype;
  217. int chain_ok = 0;
  218. int chain;
  219. int len = 1800;
  220. int ret;
  221. if (!caldata || !caldata->paprd_packet_sent || caldata->paprd_done)
  222. return;
  223. ath9k_ps_wakeup(sc);
  224. if (ar9003_paprd_init_table(ah) < 0)
  225. goto fail_paprd;
  226. skb = alloc_skb(len, GFP_KERNEL);
  227. if (!skb)
  228. goto fail_paprd;
  229. skb_put(skb, len);
  230. memset(skb->data, 0, len);
  231. hdr = (struct ieee80211_hdr *)skb->data;
  232. ftype = IEEE80211_FTYPE_DATA | IEEE80211_STYPE_NULLFUNC;
  233. hdr->frame_control = cpu_to_le16(ftype);
  234. hdr->duration_id = cpu_to_le16(10);
  235. memcpy(hdr->addr1, hw->wiphy->perm_addr, ETH_ALEN);
  236. memcpy(hdr->addr2, hw->wiphy->perm_addr, ETH_ALEN);
  237. memcpy(hdr->addr3, hw->wiphy->perm_addr, ETH_ALEN);
  238. for (chain = 0; chain < AR9300_MAX_CHAINS; chain++) {
  239. if (!(ah->txchainmask & BIT(chain)))
  240. continue;
  241. chain_ok = 0;
  242. ar9003_paprd_setup_gain_table(ah, chain);
  243. ath_dbg(common, CALIBRATE,
  244. "Sending PAPRD training frame on chain %d\n", chain);
  245. if (!ath_paprd_send_frame(sc, skb, chain))
  246. goto fail_paprd;
  247. if (!ar9003_paprd_is_done(ah)) {
  248. ath_dbg(common, CALIBRATE,
  249. "PAPRD not yet done on chain %d\n", chain);
  250. break;
  251. }
  252. ret = ar9003_paprd_create_curve(ah, caldata, chain);
  253. if (ret == -EINPROGRESS) {
  254. ath_dbg(common, CALIBRATE,
  255. "PAPRD curve on chain %d needs to be re-trained\n",
  256. chain);
  257. break;
  258. } else if (ret) {
  259. ath_dbg(common, CALIBRATE,
  260. "PAPRD create curve failed on chain %d\n",
  261. chain);
  262. break;
  263. }
  264. chain_ok = 1;
  265. }
  266. kfree_skb(skb);
  267. if (chain_ok) {
  268. caldata->paprd_done = true;
  269. ath_paprd_activate(sc);
  270. }
  271. fail_paprd:
  272. ath9k_ps_restore(sc);
  273. }
  274. /*
  275. * ANI performs periodic noise floor calibration
  276. * that is used to adjust and optimize the chip performance. This
  277. * takes environmental changes (location, temperature) into account.
  278. * When the task is complete, it reschedules itself depending on the
  279. * appropriate interval that was calculated.
  280. */
  281. void ath_ani_calibrate(unsigned long data)
  282. {
  283. struct ath_softc *sc = (struct ath_softc *)data;
  284. struct ath_hw *ah = sc->sc_ah;
  285. struct ath_common *common = ath9k_hw_common(ah);
  286. bool longcal = false;
  287. bool shortcal = false;
  288. bool aniflag = false;
  289. unsigned int timestamp = jiffies_to_msecs(jiffies);
  290. u32 cal_interval, short_cal_interval, long_cal_interval;
  291. unsigned long flags;
  292. if (ah->caldata && ah->caldata->nfcal_interference)
  293. long_cal_interval = ATH_LONG_CALINTERVAL_INT;
  294. else
  295. long_cal_interval = ATH_LONG_CALINTERVAL;
  296. short_cal_interval = (ah->opmode == NL80211_IFTYPE_AP) ?
  297. ATH_AP_SHORT_CALINTERVAL : ATH_STA_SHORT_CALINTERVAL;
  298. /* Only calibrate if awake */
  299. if (sc->sc_ah->power_mode != ATH9K_PM_AWAKE)
  300. goto set_timer;
  301. ath9k_ps_wakeup(sc);
  302. /* Long calibration runs independently of short calibration. */
  303. if ((timestamp - common->ani.longcal_timer) >= long_cal_interval) {
  304. longcal = true;
  305. common->ani.longcal_timer = timestamp;
  306. }
  307. /* Short calibration applies only while caldone is false */
  308. if (!common->ani.caldone) {
  309. if ((timestamp - common->ani.shortcal_timer) >= short_cal_interval) {
  310. shortcal = true;
  311. common->ani.shortcal_timer = timestamp;
  312. common->ani.resetcal_timer = timestamp;
  313. }
  314. } else {
  315. if ((timestamp - common->ani.resetcal_timer) >=
  316. ATH_RESTART_CALINTERVAL) {
  317. common->ani.caldone = ath9k_hw_reset_calvalid(ah);
  318. if (common->ani.caldone)
  319. common->ani.resetcal_timer = timestamp;
  320. }
  321. }
  322. /* Verify whether we must check ANI */
  323. if (sc->sc_ah->config.enable_ani
  324. && (timestamp - common->ani.checkani_timer) >=
  325. ah->config.ani_poll_interval) {
  326. aniflag = true;
  327. common->ani.checkani_timer = timestamp;
  328. }
  329. /* Call ANI routine if necessary */
  330. if (aniflag) {
  331. spin_lock_irqsave(&common->cc_lock, flags);
  332. ath9k_hw_ani_monitor(ah, ah->curchan);
  333. ath_update_survey_stats(sc);
  334. spin_unlock_irqrestore(&common->cc_lock, flags);
  335. }
  336. /* Perform calibration if necessary */
  337. if (longcal || shortcal) {
  338. common->ani.caldone =
  339. ath9k_hw_calibrate(ah, ah->curchan,
  340. ah->rxchainmask, longcal);
  341. }
  342. ath_dbg(common, ANI,
  343. "Calibration @%lu finished: %s %s %s, caldone: %s\n",
  344. jiffies,
  345. longcal ? "long" : "", shortcal ? "short" : "",
  346. aniflag ? "ani" : "", common->ani.caldone ? "true" : "false");
  347. ath9k_debug_samp_bb_mac(sc);
  348. ath9k_ps_restore(sc);
  349. set_timer:
  350. /*
  351. * Set timer interval based on previous results.
  352. * The interval must be the shortest necessary to satisfy ANI,
  353. * short calibration and long calibration.
  354. */
  355. cal_interval = ATH_LONG_CALINTERVAL;
  356. if (sc->sc_ah->config.enable_ani)
  357. cal_interval = min(cal_interval,
  358. (u32)ah->config.ani_poll_interval);
  359. if (!common->ani.caldone)
  360. cal_interval = min(cal_interval, (u32)short_cal_interval);
  361. mod_timer(&common->ani.timer, jiffies + msecs_to_jiffies(cal_interval));
  362. if (ah->eep_ops->get_eeprom(ah, EEP_PAPRD) && ah->caldata) {
  363. if (!ah->caldata->paprd_done)
  364. ieee80211_queue_work(sc->hw, &sc->paprd_work);
  365. else if (!ah->paprd_table_write_done)
  366. ath_paprd_activate(sc);
  367. }
  368. }
  369. void ath_start_ani(struct ath_softc *sc)
  370. {
  371. struct ath_hw *ah = sc->sc_ah;
  372. struct ath_common *common = ath9k_hw_common(ah);
  373. unsigned long timestamp = jiffies_to_msecs(jiffies);
  374. if (common->disable_ani ||
  375. !test_bit(SC_OP_ANI_RUN, &sc->sc_flags) ||
  376. (sc->hw->conf.flags & IEEE80211_CONF_OFFCHANNEL))
  377. return;
  378. common->ani.longcal_timer = timestamp;
  379. common->ani.shortcal_timer = timestamp;
  380. common->ani.checkani_timer = timestamp;
  381. ath_dbg(common, ANI, "Starting ANI\n");
  382. mod_timer(&common->ani.timer,
  383. jiffies + msecs_to_jiffies((u32)ah->config.ani_poll_interval));
  384. }
  385. void ath_stop_ani(struct ath_softc *sc)
  386. {
  387. struct ath_common *common = ath9k_hw_common(sc->sc_ah);
  388. ath_dbg(common, ANI, "Stopping ANI\n");
  389. del_timer_sync(&common->ani.timer);
  390. }
  391. void ath_check_ani(struct ath_softc *sc)
  392. {
  393. struct ath_hw *ah = sc->sc_ah;
  394. struct ath_beacon_config *cur_conf = &sc->cur_beacon_conf;
  395. /*
  396. * Check for the various conditions in which ANI has to
  397. * be stopped.
  398. */
  399. if (ah->opmode == NL80211_IFTYPE_ADHOC) {
  400. if (!cur_conf->enable_beacon)
  401. goto stop_ani;
  402. } else if (ah->opmode == NL80211_IFTYPE_AP) {
  403. if (!cur_conf->enable_beacon) {
  404. /*
  405. * Disable ANI only when there are no
  406. * associated stations.
  407. */
  408. if (!test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags))
  409. goto stop_ani;
  410. }
  411. } else if (ah->opmode == NL80211_IFTYPE_STATION) {
  412. if (!test_bit(SC_OP_PRIM_STA_VIF, &sc->sc_flags))
  413. goto stop_ani;
  414. }
  415. if (!test_bit(SC_OP_ANI_RUN, &sc->sc_flags)) {
  416. set_bit(SC_OP_ANI_RUN, &sc->sc_flags);
  417. ath_start_ani(sc);
  418. }
  419. return;
  420. stop_ani:
  421. clear_bit(SC_OP_ANI_RUN, &sc->sc_flags);
  422. ath_stop_ani(sc);
  423. }
  424. void ath_update_survey_nf(struct ath_softc *sc, int channel)
  425. {
  426. struct ath_hw *ah = sc->sc_ah;
  427. struct ath9k_channel *chan = &ah->channels[channel];
  428. struct survey_info *survey = &sc->survey[channel];
  429. if (chan->noisefloor) {
  430. survey->filled |= SURVEY_INFO_NOISE_DBM;
  431. survey->noise = ath9k_hw_getchan_noise(ah, chan);
  432. }
  433. }
  434. /*
  435. * Updates the survey statistics and returns the busy time since last
  436. * update in %, if the measurement duration was long enough for the
  437. * result to be useful, -1 otherwise.
  438. */
  439. int ath_update_survey_stats(struct ath_softc *sc)
  440. {
  441. struct ath_hw *ah = sc->sc_ah;
  442. struct ath_common *common = ath9k_hw_common(ah);
  443. int pos = ah->curchan - &ah->channels[0];
  444. struct survey_info *survey = &sc->survey[pos];
  445. struct ath_cycle_counters *cc = &common->cc_survey;
  446. unsigned int div = common->clockrate * 1000;
  447. int ret = 0;
  448. if (!ah->curchan)
  449. return -1;
  450. if (ah->power_mode == ATH9K_PM_AWAKE)
  451. ath_hw_cycle_counters_update(common);
  452. if (cc->cycles > 0) {
  453. survey->filled |= SURVEY_INFO_CHANNEL_TIME |
  454. SURVEY_INFO_CHANNEL_TIME_BUSY |
  455. SURVEY_INFO_CHANNEL_TIME_RX |
  456. SURVEY_INFO_CHANNEL_TIME_TX;
  457. survey->channel_time += cc->cycles / div;
  458. survey->channel_time_busy += cc->rx_busy / div;
  459. survey->channel_time_rx += cc->rx_frame / div;
  460. survey->channel_time_tx += cc->tx_frame / div;
  461. }
  462. if (cc->cycles < div)
  463. return -1;
  464. if (cc->cycles > 0)
  465. ret = cc->rx_busy * 100 / cc->cycles;
  466. memset(cc, 0, sizeof(*cc));
  467. ath_update_survey_nf(sc, pos);
  468. return ret;
  469. }