board-zoom.c 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150
  1. /*
  2. * Copyright (C) 2009-2010 Texas Instruments Inc.
  3. * Mikkel Christensen <mlc@ti.com>
  4. * Felipe Balbi <balbi@ti.com>
  5. *
  6. * Modified from mach-omap2/board-ldp.c
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. */
  12. #include <linux/kernel.h>
  13. #include <linux/init.h>
  14. #include <linux/platform_device.h>
  15. #include <linux/input.h>
  16. #include <linux/gpio.h>
  17. #include <linux/i2c/twl.h>
  18. #include <asm/mach-types.h>
  19. #include <asm/mach/arch.h>
  20. #include <plat/common.h>
  21. #include <plat/board.h>
  22. #include <plat/usb.h>
  23. #include <mach/board-zoom.h>
  24. #include "board-flash.h"
  25. #include "mux.h"
  26. #include "sdram-micron-mt46h32m32lf-6.h"
  27. #include "sdram-hynix-h8mbx00u0mer-0em.h"
  28. #define ZOOM3_EHCI_RESET_GPIO 64
  29. static void __init omap_zoom_init_irq(void)
  30. {
  31. if (machine_is_omap_zoom2())
  32. omap2_init_common_hw(mt46h32m32lf6_sdrc_params,
  33. mt46h32m32lf6_sdrc_params);
  34. else if (machine_is_omap_zoom3())
  35. omap2_init_common_hw(h8mbx00u0mer0em_sdrc_params,
  36. h8mbx00u0mer0em_sdrc_params);
  37. omap_init_irq();
  38. }
  39. #ifdef CONFIG_OMAP_MUX
  40. static struct omap_board_mux board_mux[] __initdata = {
  41. /* WLAN IRQ - GPIO 162 */
  42. OMAP3_MUX(MCBSP1_CLKX, OMAP_MUX_MODE4 | OMAP_PIN_INPUT_PULLUP),
  43. /* WLAN POWER ENABLE - GPIO 101 */
  44. OMAP3_MUX(CAM_D2, OMAP_MUX_MODE4 | OMAP_PIN_OUTPUT),
  45. /* WLAN SDIO: MMC3 CMD */
  46. OMAP3_MUX(MCSPI1_CS1, OMAP_MUX_MODE3 | OMAP_PIN_INPUT_PULLUP),
  47. /* WLAN SDIO: MMC3 CLK */
  48. OMAP3_MUX(ETK_CLK, OMAP_MUX_MODE2 | OMAP_PIN_INPUT_PULLUP),
  49. /* WLAN SDIO: MMC3 DAT[0-3] */
  50. OMAP3_MUX(ETK_D3, OMAP_MUX_MODE2 | OMAP_PIN_INPUT_PULLUP),
  51. OMAP3_MUX(ETK_D4, OMAP_MUX_MODE2 | OMAP_PIN_INPUT_PULLUP),
  52. OMAP3_MUX(ETK_D5, OMAP_MUX_MODE2 | OMAP_PIN_INPUT_PULLUP),
  53. OMAP3_MUX(ETK_D6, OMAP_MUX_MODE2 | OMAP_PIN_INPUT_PULLUP),
  54. { .reg_offset = OMAP_MUX_TERMINATOR },
  55. };
  56. #endif
  57. static struct mtd_partition zoom_nand_partitions[] = {
  58. /* All the partition sizes are listed in terms of NAND block size */
  59. {
  60. .name = "X-Loader-NAND",
  61. .offset = 0,
  62. .size = 4 * (64 * 2048), /* 512KB, 0x80000 */
  63. .mask_flags = MTD_WRITEABLE, /* force read-only */
  64. },
  65. {
  66. .name = "U-Boot-NAND",
  67. .offset = MTDPART_OFS_APPEND, /* Offset = 0x80000 */
  68. .size = 10 * (64 * 2048), /* 1.25MB, 0x140000 */
  69. .mask_flags = MTD_WRITEABLE, /* force read-only */
  70. },
  71. {
  72. .name = "Boot Env-NAND",
  73. .offset = MTDPART_OFS_APPEND, /* Offset = 0x1c0000 */
  74. .size = 2 * (64 * 2048), /* 256KB, 0x40000 */
  75. },
  76. {
  77. .name = "Kernel-NAND",
  78. .offset = MTDPART_OFS_APPEND, /* Offset = 0x0200000*/
  79. .size = 240 * (64 * 2048), /* 30M, 0x1E00000 */
  80. },
  81. {
  82. .name = "system",
  83. .offset = MTDPART_OFS_APPEND, /* Offset = 0x2000000 */
  84. .size = 3328 * (64 * 2048), /* 416M, 0x1A000000 */
  85. },
  86. {
  87. .name = "userdata",
  88. .offset = MTDPART_OFS_APPEND, /* Offset = 0x1C000000*/
  89. .size = 256 * (64 * 2048), /* 32M, 0x2000000 */
  90. },
  91. {
  92. .name = "cache",
  93. .offset = MTDPART_OFS_APPEND, /* Offset = 0x1E000000*/
  94. .size = 256 * (64 * 2048), /* 32M, 0x2000000 */
  95. },
  96. };
  97. static const struct ehci_hcd_omap_platform_data ehci_pdata __initconst = {
  98. .port_mode[0] = EHCI_HCD_OMAP_MODE_UNKNOWN,
  99. .port_mode[1] = EHCI_HCD_OMAP_MODE_PHY,
  100. .port_mode[2] = EHCI_HCD_OMAP_MODE_UNKNOWN,
  101. .phy_reset = true,
  102. .reset_gpio_port[0] = -EINVAL,
  103. .reset_gpio_port[1] = ZOOM3_EHCI_RESET_GPIO,
  104. .reset_gpio_port[2] = -EINVAL,
  105. };
  106. static void __init omap_zoom_init(void)
  107. {
  108. if (machine_is_omap_zoom2()) {
  109. omap3_mux_init(board_mux, OMAP_PACKAGE_CBB);
  110. } else if (machine_is_omap_zoom3()) {
  111. omap3_mux_init(board_mux, OMAP_PACKAGE_CBP);
  112. omap_mux_init_gpio(ZOOM3_EHCI_RESET_GPIO, OMAP_PIN_OUTPUT);
  113. usb_ehci_init(&ehci_pdata);
  114. }
  115. board_nand_init(zoom_nand_partitions,
  116. ARRAY_SIZE(zoom_nand_partitions), ZOOM_NAND_CS);
  117. zoom_debugboard_init();
  118. zoom_peripherals_init();
  119. }
  120. MACHINE_START(OMAP_ZOOM2, "OMAP Zoom2 board")
  121. .boot_params = 0x80000100,
  122. .map_io = omap3_map_io,
  123. .reserve = omap_reserve,
  124. .init_irq = omap_zoom_init_irq,
  125. .init_machine = omap_zoom_init,
  126. .timer = &omap_timer,
  127. MACHINE_END
  128. MACHINE_START(OMAP_ZOOM3, "OMAP Zoom3 board")
  129. .boot_params = 0x80000100,
  130. .map_io = omap3_map_io,
  131. .reserve = omap_reserve,
  132. .init_irq = omap_zoom_init_irq,
  133. .init_machine = omap_zoom_init,
  134. .timer = &omap_timer,
  135. MACHINE_END