qdio.c 104 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953
  1. /*
  2. *
  3. * linux/drivers/s390/cio/qdio.c
  4. *
  5. * Linux for S/390 QDIO base support, Hipersocket base support
  6. * version 2
  7. *
  8. * Copyright 2000,2002 IBM Corporation
  9. * Author(s): Utz Bacher <utz.bacher@de.ibm.com>
  10. * 2.6 cio integration by Cornelia Huck <cornelia.huck@de.ibm.com>
  11. *
  12. * Restriction: only 63 iqdio subchannels would have its own indicator,
  13. * after that, subsequent subchannels share one indicator
  14. *
  15. *
  16. *
  17. *
  18. * This program is free software; you can redistribute it and/or modify
  19. * it under the terms of the GNU General Public License as published by
  20. * the Free Software Foundation; either version 2, or (at your option)
  21. * any later version.
  22. *
  23. * This program is distributed in the hope that it will be useful,
  24. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  25. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  26. * GNU General Public License for more details.
  27. *
  28. * You should have received a copy of the GNU General Public License
  29. * along with this program; if not, write to the Free Software
  30. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  31. */
  32. #include <linux/module.h>
  33. #include <linux/init.h>
  34. #include <linux/slab.h>
  35. #include <linux/kernel.h>
  36. #include <linux/proc_fs.h>
  37. #include <linux/timer.h>
  38. #include <linux/mempool.h>
  39. #include <asm/ccwdev.h>
  40. #include <asm/io.h>
  41. #include <asm/atomic.h>
  42. #include <asm/semaphore.h>
  43. #include <asm/timex.h>
  44. #include <asm/debug.h>
  45. #include <asm/s390_rdev.h>
  46. #include <asm/qdio.h>
  47. #include "cio.h"
  48. #include "css.h"
  49. #include "device.h"
  50. #include "airq.h"
  51. #include "qdio.h"
  52. #include "ioasm.h"
  53. #include "chsc.h"
  54. /****************** MODULE PARAMETER VARIABLES ********************/
  55. MODULE_AUTHOR("Utz Bacher <utz.bacher@de.ibm.com>");
  56. MODULE_DESCRIPTION("QDIO base support version 2, " \
  57. "Copyright 2000 IBM Corporation");
  58. MODULE_LICENSE("GPL");
  59. /******************** HERE WE GO ***********************************/
  60. static const char version[] = "QDIO base support version 2";
  61. static int qdio_performance_stats = 0;
  62. static int proc_perf_file_registration;
  63. static struct qdio_perf_stats perf_stats;
  64. static int hydra_thinints;
  65. static int is_passthrough = 0;
  66. static int omit_svs;
  67. static int indicator_used[INDICATORS_PER_CACHELINE];
  68. static __u32 * volatile indicators;
  69. static __u32 volatile spare_indicator;
  70. static atomic_t spare_indicator_usecount;
  71. #define QDIO_MEMPOOL_SCSSC_ELEMENTS 2
  72. static mempool_t *qdio_mempool_scssc;
  73. static struct kmem_cache *qdio_q_cache;
  74. static debug_info_t *qdio_dbf_setup;
  75. static debug_info_t *qdio_dbf_sbal;
  76. static debug_info_t *qdio_dbf_trace;
  77. static debug_info_t *qdio_dbf_sense;
  78. #ifdef CONFIG_QDIO_DEBUG
  79. static debug_info_t *qdio_dbf_slsb_out;
  80. static debug_info_t *qdio_dbf_slsb_in;
  81. #endif /* CONFIG_QDIO_DEBUG */
  82. /* iQDIO stuff: */
  83. static volatile struct qdio_q *tiq_list=NULL; /* volatile as it could change
  84. during a while loop */
  85. static DEFINE_SPINLOCK(ttiq_list_lock);
  86. static int register_thinint_result;
  87. static void tiqdio_tl(unsigned long);
  88. static DECLARE_TASKLET(tiqdio_tasklet,tiqdio_tl,0);
  89. /* not a macro, as one of the arguments is atomic_read */
  90. static inline int
  91. qdio_min(int a,int b)
  92. {
  93. if (a<b)
  94. return a;
  95. else
  96. return b;
  97. }
  98. /***************** SCRUBBER HELPER ROUTINES **********************/
  99. #ifdef CONFIG_64BIT
  100. static inline void qdio_perf_stat_inc(atomic64_t *count)
  101. {
  102. if (qdio_performance_stats)
  103. atomic64_inc(count);
  104. }
  105. static inline void qdio_perf_stat_dec(atomic64_t *count)
  106. {
  107. if (qdio_performance_stats)
  108. atomic64_dec(count);
  109. }
  110. #else /* CONFIG_64BIT */
  111. static inline void qdio_perf_stat_inc(atomic_t *count)
  112. {
  113. if (qdio_performance_stats)
  114. atomic_inc(count);
  115. }
  116. static inline void qdio_perf_stat_dec(atomic_t *count)
  117. {
  118. if (qdio_performance_stats)
  119. atomic_dec(count);
  120. }
  121. #endif /* CONFIG_64BIT */
  122. static inline __u64
  123. qdio_get_micros(void)
  124. {
  125. return (get_clock() >> 12); /* time>>12 is microseconds */
  126. }
  127. /*
  128. * unfortunately, we can't just xchg the values; in do_QDIO we want to reserve
  129. * the q in any case, so that we'll not be interrupted when we are in
  130. * qdio_mark_tiq... shouldn't have a really bad impact, as reserving almost
  131. * ever works (last famous words)
  132. */
  133. static inline int
  134. qdio_reserve_q(struct qdio_q *q)
  135. {
  136. return atomic_add_return(1,&q->use_count) - 1;
  137. }
  138. static inline void
  139. qdio_release_q(struct qdio_q *q)
  140. {
  141. atomic_dec(&q->use_count);
  142. }
  143. /*check ccq */
  144. static int
  145. qdio_check_ccq(struct qdio_q *q, unsigned int ccq)
  146. {
  147. char dbf_text[15];
  148. if (ccq == 0 || ccq == 32)
  149. return 0;
  150. if (ccq == 96 || ccq == 97)
  151. return 1;
  152. /*notify devices immediately*/
  153. sprintf(dbf_text,"%d", ccq);
  154. QDIO_DBF_TEXT2(1,trace,dbf_text);
  155. return -EIO;
  156. }
  157. /* EQBS: extract buffer states */
  158. static int
  159. qdio_do_eqbs(struct qdio_q *q, unsigned char *state,
  160. unsigned int *start, unsigned int *cnt)
  161. {
  162. struct qdio_irq *irq;
  163. unsigned int tmp_cnt, q_no, ccq;
  164. int rc ;
  165. char dbf_text[15];
  166. ccq = 0;
  167. tmp_cnt = *cnt;
  168. irq = (struct qdio_irq*)q->irq_ptr;
  169. q_no = q->q_no;
  170. if(!q->is_input_q)
  171. q_no += irq->no_input_qs;
  172. again:
  173. ccq = do_eqbs(irq->sch_token, state, q_no, start, cnt);
  174. rc = qdio_check_ccq(q, ccq);
  175. if ((ccq == 96) && (tmp_cnt != *cnt))
  176. rc = 0;
  177. if (rc == 1) {
  178. QDIO_DBF_TEXT5(1,trace,"eqAGAIN");
  179. goto again;
  180. }
  181. if (rc < 0) {
  182. QDIO_DBF_TEXT2(1,trace,"eqberr");
  183. sprintf(dbf_text,"%2x,%2x,%d,%d",tmp_cnt, *cnt, ccq, q_no);
  184. QDIO_DBF_TEXT2(1,trace,dbf_text);
  185. q->handler(q->cdev,QDIO_STATUS_ACTIVATE_CHECK_CONDITION|
  186. QDIO_STATUS_LOOK_FOR_ERROR,
  187. 0, 0, 0, -1, -1, q->int_parm);
  188. return 0;
  189. }
  190. return (tmp_cnt - *cnt);
  191. }
  192. /* SQBS: set buffer states */
  193. static int
  194. qdio_do_sqbs(struct qdio_q *q, unsigned char state,
  195. unsigned int *start, unsigned int *cnt)
  196. {
  197. struct qdio_irq *irq;
  198. unsigned int tmp_cnt, q_no, ccq;
  199. int rc;
  200. char dbf_text[15];
  201. ccq = 0;
  202. tmp_cnt = *cnt;
  203. irq = (struct qdio_irq*)q->irq_ptr;
  204. q_no = q->q_no;
  205. if(!q->is_input_q)
  206. q_no += irq->no_input_qs;
  207. again:
  208. ccq = do_sqbs(irq->sch_token, state, q_no, start, cnt);
  209. rc = qdio_check_ccq(q, ccq);
  210. if (rc == 1) {
  211. QDIO_DBF_TEXT5(1,trace,"sqAGAIN");
  212. goto again;
  213. }
  214. if (rc < 0) {
  215. QDIO_DBF_TEXT3(1,trace,"sqberr");
  216. sprintf(dbf_text,"%2x,%2x",tmp_cnt,*cnt);
  217. QDIO_DBF_TEXT3(1,trace,dbf_text);
  218. sprintf(dbf_text,"%d,%d",ccq,q_no);
  219. QDIO_DBF_TEXT3(1,trace,dbf_text);
  220. q->handler(q->cdev,QDIO_STATUS_ACTIVATE_CHECK_CONDITION|
  221. QDIO_STATUS_LOOK_FOR_ERROR,
  222. 0, 0, 0, -1, -1, q->int_parm);
  223. return 0;
  224. }
  225. return (tmp_cnt - *cnt);
  226. }
  227. static inline int
  228. qdio_set_slsb(struct qdio_q *q, unsigned int *bufno,
  229. unsigned char state, unsigned int *count)
  230. {
  231. volatile char *slsb;
  232. struct qdio_irq *irq;
  233. irq = (struct qdio_irq*)q->irq_ptr;
  234. if (!irq->is_qebsm) {
  235. slsb = (char *)&q->slsb.acc.val[(*bufno)];
  236. xchg(slsb, state);
  237. return 1;
  238. }
  239. return qdio_do_sqbs(q, state, bufno, count);
  240. }
  241. #ifdef CONFIG_QDIO_DEBUG
  242. static inline void
  243. qdio_trace_slsb(struct qdio_q *q)
  244. {
  245. if (q->queue_type==QDIO_TRACE_QTYPE) {
  246. if (q->is_input_q)
  247. QDIO_DBF_HEX2(0,slsb_in,&q->slsb,
  248. QDIO_MAX_BUFFERS_PER_Q);
  249. else
  250. QDIO_DBF_HEX2(0,slsb_out,&q->slsb,
  251. QDIO_MAX_BUFFERS_PER_Q);
  252. }
  253. }
  254. #endif
  255. static inline int
  256. set_slsb(struct qdio_q *q, unsigned int *bufno,
  257. unsigned char state, unsigned int *count)
  258. {
  259. int rc;
  260. #ifdef CONFIG_QDIO_DEBUG
  261. qdio_trace_slsb(q);
  262. #endif
  263. rc = qdio_set_slsb(q, bufno, state, count);
  264. #ifdef CONFIG_QDIO_DEBUG
  265. qdio_trace_slsb(q);
  266. #endif
  267. return rc;
  268. }
  269. static inline int
  270. qdio_siga_sync(struct qdio_q *q, unsigned int gpr2,
  271. unsigned int gpr3)
  272. {
  273. int cc;
  274. QDIO_DBF_TEXT4(0,trace,"sigasync");
  275. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  276. qdio_perf_stat_inc(&perf_stats.siga_syncs);
  277. cc = do_siga_sync(q->schid, gpr2, gpr3);
  278. if (cc)
  279. QDIO_DBF_HEX3(0,trace,&cc,sizeof(int*));
  280. return cc;
  281. }
  282. static inline int
  283. qdio_siga_sync_q(struct qdio_q *q)
  284. {
  285. if (q->is_input_q)
  286. return qdio_siga_sync(q, 0, q->mask);
  287. return qdio_siga_sync(q, q->mask, 0);
  288. }
  289. static int
  290. __do_siga_output(struct qdio_q *q, unsigned int *busy_bit)
  291. {
  292. struct qdio_irq *irq;
  293. unsigned int fc = 0;
  294. unsigned long schid;
  295. irq = (struct qdio_irq *) q->irq_ptr;
  296. if (!irq->is_qebsm)
  297. schid = *((u32 *)&q->schid);
  298. else {
  299. schid = irq->sch_token;
  300. fc |= 0x80;
  301. }
  302. return do_siga_output(schid, q->mask, busy_bit, fc);
  303. }
  304. /*
  305. * returns QDIO_SIGA_ERROR_ACCESS_EXCEPTION as cc, when SIGA returns
  306. * an access exception
  307. */
  308. static int
  309. qdio_siga_output(struct qdio_q *q)
  310. {
  311. int cc;
  312. __u32 busy_bit;
  313. __u64 start_time=0;
  314. qdio_perf_stat_inc(&perf_stats.siga_outs);
  315. QDIO_DBF_TEXT4(0,trace,"sigaout");
  316. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  317. for (;;) {
  318. cc = __do_siga_output(q, &busy_bit);
  319. //QDIO_PRINT_ERR("cc=%x, busy=%x\n",cc,busy_bit);
  320. if ((cc==2) && (busy_bit) && (q->is_iqdio_q)) {
  321. if (!start_time)
  322. start_time=NOW;
  323. if ((NOW-start_time)>QDIO_BUSY_BIT_PATIENCE)
  324. break;
  325. } else
  326. break;
  327. }
  328. if ((cc==2) && (busy_bit))
  329. cc |= QDIO_SIGA_ERROR_B_BIT_SET;
  330. if (cc)
  331. QDIO_DBF_HEX3(0,trace,&cc,sizeof(int*));
  332. return cc;
  333. }
  334. static int
  335. qdio_siga_input(struct qdio_q *q)
  336. {
  337. int cc;
  338. QDIO_DBF_TEXT4(0,trace,"sigain");
  339. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  340. qdio_perf_stat_inc(&perf_stats.siga_ins);
  341. cc = do_siga_input(q->schid, q->mask);
  342. if (cc)
  343. QDIO_DBF_HEX3(0,trace,&cc,sizeof(int*));
  344. return cc;
  345. }
  346. /* locked by the locks in qdio_activate and qdio_cleanup */
  347. static __u32 *
  348. qdio_get_indicator(void)
  349. {
  350. int i;
  351. for (i=1;i<INDICATORS_PER_CACHELINE;i++)
  352. if (!indicator_used[i]) {
  353. indicator_used[i]=1;
  354. return indicators+i;
  355. }
  356. atomic_inc(&spare_indicator_usecount);
  357. return (__u32 * volatile) &spare_indicator;
  358. }
  359. /* locked by the locks in qdio_activate and qdio_cleanup */
  360. static void
  361. qdio_put_indicator(__u32 *addr)
  362. {
  363. int i;
  364. if ( (addr) && (addr!=&spare_indicator) ) {
  365. i=addr-indicators;
  366. indicator_used[i]=0;
  367. }
  368. if (addr == &spare_indicator)
  369. atomic_dec(&spare_indicator_usecount);
  370. }
  371. static inline void
  372. tiqdio_clear_summary_bit(__u32 *location)
  373. {
  374. QDIO_DBF_TEXT5(0,trace,"clrsummb");
  375. QDIO_DBF_HEX5(0,trace,&location,sizeof(void*));
  376. xchg(location,0);
  377. }
  378. static inline void
  379. tiqdio_set_summary_bit(__u32 *location)
  380. {
  381. QDIO_DBF_TEXT5(0,trace,"setsummb");
  382. QDIO_DBF_HEX5(0,trace,&location,sizeof(void*));
  383. xchg(location,-1);
  384. }
  385. static inline void
  386. tiqdio_sched_tl(void)
  387. {
  388. tasklet_hi_schedule(&tiqdio_tasklet);
  389. }
  390. static void
  391. qdio_mark_tiq(struct qdio_q *q)
  392. {
  393. unsigned long flags;
  394. QDIO_DBF_TEXT4(0,trace,"mark iq");
  395. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  396. spin_lock_irqsave(&ttiq_list_lock,flags);
  397. if (unlikely(atomic_read(&q->is_in_shutdown)))
  398. goto out_unlock;
  399. if (!q->is_input_q)
  400. goto out_unlock;
  401. if ((q->list_prev) || (q->list_next))
  402. goto out_unlock;
  403. if (!tiq_list) {
  404. tiq_list=q;
  405. q->list_prev=q;
  406. q->list_next=q;
  407. } else {
  408. q->list_next=tiq_list;
  409. q->list_prev=tiq_list->list_prev;
  410. tiq_list->list_prev->list_next=q;
  411. tiq_list->list_prev=q;
  412. }
  413. spin_unlock_irqrestore(&ttiq_list_lock,flags);
  414. tiqdio_set_summary_bit((__u32*)q->dev_st_chg_ind);
  415. tiqdio_sched_tl();
  416. return;
  417. out_unlock:
  418. spin_unlock_irqrestore(&ttiq_list_lock,flags);
  419. return;
  420. }
  421. static inline void
  422. qdio_mark_q(struct qdio_q *q)
  423. {
  424. QDIO_DBF_TEXT4(0,trace,"mark q");
  425. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  426. if (unlikely(atomic_read(&q->is_in_shutdown)))
  427. return;
  428. tasklet_schedule(&q->tasklet);
  429. }
  430. static int
  431. qdio_stop_polling(struct qdio_q *q)
  432. {
  433. #ifdef QDIO_USE_PROCESSING_STATE
  434. unsigned int tmp, gsf, count = 1;
  435. unsigned char state = 0;
  436. struct qdio_irq *irq = (struct qdio_irq *) q->irq_ptr;
  437. if (!atomic_xchg(&q->polling,0))
  438. return 1;
  439. QDIO_DBF_TEXT4(0,trace,"stoppoll");
  440. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  441. /* show the card that we are not polling anymore */
  442. if (!q->is_input_q)
  443. return 1;
  444. tmp = gsf = GET_SAVED_FRONTIER(q);
  445. tmp = ((tmp + QDIO_MAX_BUFFERS_PER_Q-1) & (QDIO_MAX_BUFFERS_PER_Q-1) );
  446. set_slsb(q, &tmp, SLSB_P_INPUT_NOT_INIT, &count);
  447. /*
  448. * we don't issue this SYNC_MEMORY, as we trust Rick T and
  449. * moreover will not use the PROCESSING state under VM, so
  450. * q->polling was 0 anyway
  451. */
  452. /*SYNC_MEMORY;*/
  453. if (irq->is_qebsm) {
  454. count = 1;
  455. qdio_do_eqbs(q, &state, &gsf, &count);
  456. } else
  457. state = q->slsb.acc.val[gsf];
  458. if (state != SLSB_P_INPUT_PRIMED)
  459. return 1;
  460. /*
  461. * set our summary bit again, as otherwise there is a
  462. * small window we can miss between resetting it and
  463. * checking for PRIMED state
  464. */
  465. if (q->is_thinint_q)
  466. tiqdio_set_summary_bit((__u32*)q->dev_st_chg_ind);
  467. return 0;
  468. #else /* QDIO_USE_PROCESSING_STATE */
  469. return 1;
  470. #endif /* QDIO_USE_PROCESSING_STATE */
  471. }
  472. /*
  473. * see the comment in do_QDIO and before qdio_reserve_q about the
  474. * sophisticated locking outside of unmark_q, so that we don't need to
  475. * disable the interrupts :-)
  476. */
  477. static void
  478. qdio_unmark_q(struct qdio_q *q)
  479. {
  480. unsigned long flags;
  481. QDIO_DBF_TEXT4(0,trace,"unmark q");
  482. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  483. if ((!q->list_prev)||(!q->list_next))
  484. return;
  485. if ((q->is_thinint_q)&&(q->is_input_q)) {
  486. /* iQDIO */
  487. spin_lock_irqsave(&ttiq_list_lock,flags);
  488. /* in case cleanup has done this already and simultanously
  489. * qdio_unmark_q is called from the interrupt handler, we've
  490. * got to check this in this specific case again */
  491. if ((!q->list_prev)||(!q->list_next))
  492. goto out;
  493. if (q->list_next==q) {
  494. /* q was the only interesting q */
  495. tiq_list=NULL;
  496. q->list_next=NULL;
  497. q->list_prev=NULL;
  498. } else {
  499. q->list_next->list_prev=q->list_prev;
  500. q->list_prev->list_next=q->list_next;
  501. tiq_list=q->list_next;
  502. q->list_next=NULL;
  503. q->list_prev=NULL;
  504. }
  505. out:
  506. spin_unlock_irqrestore(&ttiq_list_lock,flags);
  507. }
  508. }
  509. static inline unsigned long
  510. tiqdio_clear_global_summary(void)
  511. {
  512. unsigned long time;
  513. QDIO_DBF_TEXT5(0,trace,"clrglobl");
  514. time = do_clear_global_summary();
  515. QDIO_DBF_HEX5(0,trace,&time,sizeof(unsigned long));
  516. return time;
  517. }
  518. /************************* OUTBOUND ROUTINES *******************************/
  519. static int
  520. qdio_qebsm_get_outbound_buffer_frontier(struct qdio_q *q)
  521. {
  522. struct qdio_irq *irq;
  523. unsigned char state;
  524. unsigned int cnt, count, ftc;
  525. irq = (struct qdio_irq *) q->irq_ptr;
  526. if ((!q->is_iqdio_q) && (!q->hydra_gives_outbound_pcis))
  527. SYNC_MEMORY;
  528. ftc = q->first_to_check;
  529. count = qdio_min(atomic_read(&q->number_of_buffers_used),
  530. (QDIO_MAX_BUFFERS_PER_Q-1));
  531. if (count == 0)
  532. return q->first_to_check;
  533. cnt = qdio_do_eqbs(q, &state, &ftc, &count);
  534. if (cnt == 0)
  535. return q->first_to_check;
  536. switch (state) {
  537. case SLSB_P_OUTPUT_ERROR:
  538. QDIO_DBF_TEXT3(0,trace,"outperr");
  539. atomic_sub(cnt , &q->number_of_buffers_used);
  540. if (q->qdio_error)
  541. q->error_status_flags |=
  542. QDIO_STATUS_MORE_THAN_ONE_QDIO_ERROR;
  543. q->qdio_error = SLSB_P_OUTPUT_ERROR;
  544. q->error_status_flags |= QDIO_STATUS_LOOK_FOR_ERROR;
  545. q->first_to_check = ftc;
  546. break;
  547. case SLSB_P_OUTPUT_EMPTY:
  548. QDIO_DBF_TEXT5(0,trace,"outpempt");
  549. atomic_sub(cnt, &q->number_of_buffers_used);
  550. q->first_to_check = ftc;
  551. break;
  552. case SLSB_CU_OUTPUT_PRIMED:
  553. /* all buffers primed */
  554. QDIO_DBF_TEXT5(0,trace,"outpprim");
  555. break;
  556. default:
  557. break;
  558. }
  559. QDIO_DBF_HEX4(0,trace,&q->first_to_check,sizeof(int));
  560. return q->first_to_check;
  561. }
  562. static int
  563. qdio_qebsm_get_inbound_buffer_frontier(struct qdio_q *q)
  564. {
  565. struct qdio_irq *irq;
  566. unsigned char state;
  567. int tmp, ftc, count, cnt;
  568. char dbf_text[15];
  569. irq = (struct qdio_irq *) q->irq_ptr;
  570. ftc = q->first_to_check;
  571. count = qdio_min(atomic_read(&q->number_of_buffers_used),
  572. (QDIO_MAX_BUFFERS_PER_Q-1));
  573. if (count == 0)
  574. return q->first_to_check;
  575. cnt = qdio_do_eqbs(q, &state, &ftc, &count);
  576. if (cnt == 0)
  577. return q->first_to_check;
  578. switch (state) {
  579. case SLSB_P_INPUT_ERROR :
  580. #ifdef CONFIG_QDIO_DEBUG
  581. QDIO_DBF_TEXT3(1,trace,"inperr");
  582. sprintf(dbf_text,"%2x,%2x",ftc,count);
  583. QDIO_DBF_TEXT3(1,trace,dbf_text);
  584. #endif /* CONFIG_QDIO_DEBUG */
  585. if (q->qdio_error)
  586. q->error_status_flags |=
  587. QDIO_STATUS_MORE_THAN_ONE_QDIO_ERROR;
  588. q->qdio_error = SLSB_P_INPUT_ERROR;
  589. q->error_status_flags |= QDIO_STATUS_LOOK_FOR_ERROR;
  590. atomic_sub(cnt, &q->number_of_buffers_used);
  591. q->first_to_check = ftc;
  592. break;
  593. case SLSB_P_INPUT_PRIMED :
  594. QDIO_DBF_TEXT3(0,trace,"inptprim");
  595. sprintf(dbf_text,"%2x,%2x",ftc,count);
  596. QDIO_DBF_TEXT3(1,trace,dbf_text);
  597. tmp = 0;
  598. ftc = q->first_to_check;
  599. #ifdef QDIO_USE_PROCESSING_STATE
  600. if (cnt > 1) {
  601. cnt -= 1;
  602. tmp = set_slsb(q, &ftc, SLSB_P_INPUT_NOT_INIT, &cnt);
  603. if (!tmp)
  604. break;
  605. }
  606. cnt = 1;
  607. tmp += set_slsb(q, &ftc,
  608. SLSB_P_INPUT_PROCESSING, &cnt);
  609. atomic_set(&q->polling, 1);
  610. #else
  611. tmp = set_slsb(q, &ftc, SLSB_P_INPUT_NOT_INIT, &cnt);
  612. #endif
  613. atomic_sub(tmp, &q->number_of_buffers_used);
  614. q->first_to_check = ftc;
  615. break;
  616. case SLSB_CU_INPUT_EMPTY:
  617. case SLSB_P_INPUT_NOT_INIT:
  618. case SLSB_P_INPUT_PROCESSING:
  619. QDIO_DBF_TEXT5(0,trace,"inpnipro");
  620. break;
  621. default:
  622. break;
  623. }
  624. QDIO_DBF_HEX4(0,trace,&q->first_to_check,sizeof(int));
  625. return q->first_to_check;
  626. }
  627. static int
  628. qdio_get_outbound_buffer_frontier(struct qdio_q *q)
  629. {
  630. struct qdio_irq *irq;
  631. volatile char *slsb;
  632. unsigned int count = 1;
  633. int first_not_to_check, f, f_mod_no;
  634. char dbf_text[15];
  635. QDIO_DBF_TEXT4(0,trace,"getobfro");
  636. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  637. irq = (struct qdio_irq *) q->irq_ptr;
  638. if (irq->is_qebsm)
  639. return qdio_qebsm_get_outbound_buffer_frontier(q);
  640. slsb=&q->slsb.acc.val[0];
  641. f_mod_no=f=q->first_to_check;
  642. /*
  643. * f points to already processed elements, so f+no_used is correct...
  644. * ... but: we don't check 128 buffers, as otherwise
  645. * qdio_has_outbound_q_moved would return 0
  646. */
  647. first_not_to_check=f+qdio_min(atomic_read(&q->number_of_buffers_used),
  648. (QDIO_MAX_BUFFERS_PER_Q-1));
  649. if (((!q->is_iqdio_q) && (!q->hydra_gives_outbound_pcis)) ||
  650. (q->queue_type == QDIO_IQDIO_QFMT_ASYNCH))
  651. SYNC_MEMORY;
  652. check_next:
  653. if (f==first_not_to_check)
  654. goto out;
  655. switch(slsb[f_mod_no]) {
  656. /* the adapter has not fetched the output yet */
  657. case SLSB_CU_OUTPUT_PRIMED:
  658. QDIO_DBF_TEXT5(0,trace,"outpprim");
  659. break;
  660. /* the adapter got it */
  661. case SLSB_P_OUTPUT_EMPTY:
  662. atomic_dec(&q->number_of_buffers_used);
  663. f++;
  664. f_mod_no=f&(QDIO_MAX_BUFFERS_PER_Q-1);
  665. QDIO_DBF_TEXT5(0,trace,"outpempt");
  666. goto check_next;
  667. case SLSB_P_OUTPUT_ERROR:
  668. QDIO_DBF_TEXT3(0,trace,"outperr");
  669. sprintf(dbf_text,"%x-%x-%x",f_mod_no,
  670. q->sbal[f_mod_no]->element[14].sbalf.value,
  671. q->sbal[f_mod_no]->element[15].sbalf.value);
  672. QDIO_DBF_TEXT3(1,trace,dbf_text);
  673. QDIO_DBF_HEX2(1,sbal,q->sbal[f_mod_no],256);
  674. /* kind of process the buffer */
  675. set_slsb(q, &f_mod_no, SLSB_P_OUTPUT_NOT_INIT, &count);
  676. /*
  677. * we increment the frontier, as this buffer
  678. * was processed obviously
  679. */
  680. atomic_dec(&q->number_of_buffers_used);
  681. f_mod_no=(f_mod_no+1)&(QDIO_MAX_BUFFERS_PER_Q-1);
  682. if (q->qdio_error)
  683. q->error_status_flags|=
  684. QDIO_STATUS_MORE_THAN_ONE_QDIO_ERROR;
  685. q->qdio_error=SLSB_P_OUTPUT_ERROR;
  686. q->error_status_flags|=QDIO_STATUS_LOOK_FOR_ERROR;
  687. break;
  688. /* no new buffers */
  689. default:
  690. QDIO_DBF_TEXT5(0,trace,"outpni");
  691. }
  692. out:
  693. return (q->first_to_check=f_mod_no);
  694. }
  695. /* all buffers are processed */
  696. static int
  697. qdio_is_outbound_q_done(struct qdio_q *q)
  698. {
  699. int no_used;
  700. #ifdef CONFIG_QDIO_DEBUG
  701. char dbf_text[15];
  702. #endif
  703. no_used=atomic_read(&q->number_of_buffers_used);
  704. #ifdef CONFIG_QDIO_DEBUG
  705. if (no_used) {
  706. sprintf(dbf_text,"oqisnt%02x",no_used);
  707. QDIO_DBF_TEXT4(0,trace,dbf_text);
  708. } else {
  709. QDIO_DBF_TEXT4(0,trace,"oqisdone");
  710. }
  711. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  712. #endif /* CONFIG_QDIO_DEBUG */
  713. return (no_used==0);
  714. }
  715. static int
  716. qdio_has_outbound_q_moved(struct qdio_q *q)
  717. {
  718. int i;
  719. i=qdio_get_outbound_buffer_frontier(q);
  720. if ( (i!=GET_SAVED_FRONTIER(q)) ||
  721. (q->error_status_flags&QDIO_STATUS_LOOK_FOR_ERROR) ) {
  722. SAVE_FRONTIER(q,i);
  723. QDIO_DBF_TEXT4(0,trace,"oqhasmvd");
  724. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  725. return 1;
  726. } else {
  727. QDIO_DBF_TEXT4(0,trace,"oqhsntmv");
  728. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  729. return 0;
  730. }
  731. }
  732. static void
  733. qdio_kick_outbound_q(struct qdio_q *q)
  734. {
  735. int result;
  736. #ifdef CONFIG_QDIO_DEBUG
  737. char dbf_text[15];
  738. QDIO_DBF_TEXT4(0,trace,"kickoutq");
  739. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  740. #endif /* CONFIG_QDIO_DEBUG */
  741. if (!q->siga_out)
  742. return;
  743. /* here's the story with cc=2 and busy bit set (thanks, Rick):
  744. * VM's CP could present us cc=2 and busy bit set on SIGA-write
  745. * during reconfiguration of their Guest LAN (only in HIPERS mode,
  746. * QDIO mode is asynchronous -- cc=2 and busy bit there will take
  747. * the queues down immediately; and not being under VM we have a
  748. * problem on cc=2 and busy bit set right away).
  749. *
  750. * Therefore qdio_siga_output will try for a short time constantly,
  751. * if such a condition occurs. If it doesn't change, it will
  752. * increase the busy_siga_counter and save the timestamp, and
  753. * schedule the queue for later processing (via mark_q, using the
  754. * queue tasklet). __qdio_outbound_processing will check out the
  755. * counter. If non-zero, it will call qdio_kick_outbound_q as often
  756. * as the value of the counter. This will attempt further SIGA
  757. * instructions. For each successful SIGA, the counter is
  758. * decreased, for failing SIGAs the counter remains the same, after
  759. * all.
  760. * After some time of no movement, qdio_kick_outbound_q will
  761. * finally fail and reflect corresponding error codes to call
  762. * the upper layer module and have it take the queues down.
  763. *
  764. * Note that this is a change from the original HiperSockets design
  765. * (saying cc=2 and busy bit means take the queues down), but in
  766. * these days Guest LAN didn't exist... excessive cc=2 with busy bit
  767. * conditions will still take the queues down, but the threshold is
  768. * higher due to the Guest LAN environment.
  769. */
  770. result=qdio_siga_output(q);
  771. switch (result) {
  772. case 0:
  773. /* went smooth this time, reset timestamp */
  774. #ifdef CONFIG_QDIO_DEBUG
  775. QDIO_DBF_TEXT3(0,trace,"cc2reslv");
  776. sprintf(dbf_text,"%4x%2x%2x",q->schid.sch_no,q->q_no,
  777. atomic_read(&q->busy_siga_counter));
  778. QDIO_DBF_TEXT3(0,trace,dbf_text);
  779. #endif /* CONFIG_QDIO_DEBUG */
  780. q->timing.busy_start=0;
  781. break;
  782. case (2|QDIO_SIGA_ERROR_B_BIT_SET):
  783. /* cc=2 and busy bit: */
  784. atomic_inc(&q->busy_siga_counter);
  785. /* if the last siga was successful, save
  786. * timestamp here */
  787. if (!q->timing.busy_start)
  788. q->timing.busy_start=NOW;
  789. /* if we're in time, don't touch error_status_flags
  790. * and siga_error */
  791. if (NOW-q->timing.busy_start<QDIO_BUSY_BIT_GIVE_UP) {
  792. qdio_mark_q(q);
  793. break;
  794. }
  795. QDIO_DBF_TEXT2(0,trace,"cc2REPRT");
  796. #ifdef CONFIG_QDIO_DEBUG
  797. sprintf(dbf_text,"%4x%2x%2x",q->schid.sch_no,q->q_no,
  798. atomic_read(&q->busy_siga_counter));
  799. QDIO_DBF_TEXT3(0,trace,dbf_text);
  800. #endif /* CONFIG_QDIO_DEBUG */
  801. /* else fallthrough and report error */
  802. default:
  803. /* for plain cc=1, 2 or 3: */
  804. if (q->siga_error)
  805. q->error_status_flags|=
  806. QDIO_STATUS_MORE_THAN_ONE_SIGA_ERROR;
  807. q->error_status_flags|=
  808. QDIO_STATUS_LOOK_FOR_ERROR;
  809. q->siga_error=result;
  810. }
  811. }
  812. static void
  813. qdio_kick_outbound_handler(struct qdio_q *q)
  814. {
  815. int start, end, real_end, count;
  816. #ifdef CONFIG_QDIO_DEBUG
  817. char dbf_text[15];
  818. #endif
  819. start = q->first_element_to_kick;
  820. /* last_move_ftc was just updated */
  821. real_end = GET_SAVED_FRONTIER(q);
  822. end = (real_end+QDIO_MAX_BUFFERS_PER_Q-1)&
  823. (QDIO_MAX_BUFFERS_PER_Q-1);
  824. count = (end+QDIO_MAX_BUFFERS_PER_Q+1-start)&
  825. (QDIO_MAX_BUFFERS_PER_Q-1);
  826. #ifdef CONFIG_QDIO_DEBUG
  827. QDIO_DBF_TEXT4(0,trace,"kickouth");
  828. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  829. sprintf(dbf_text,"s=%2xc=%2x",start,count);
  830. QDIO_DBF_TEXT4(0,trace,dbf_text);
  831. #endif /* CONFIG_QDIO_DEBUG */
  832. if (q->state==QDIO_IRQ_STATE_ACTIVE)
  833. q->handler(q->cdev,QDIO_STATUS_OUTBOUND_INT|
  834. q->error_status_flags,
  835. q->qdio_error,q->siga_error,q->q_no,start,count,
  836. q->int_parm);
  837. /* for the next time: */
  838. q->first_element_to_kick=real_end;
  839. q->qdio_error=0;
  840. q->siga_error=0;
  841. q->error_status_flags=0;
  842. }
  843. static void
  844. __qdio_outbound_processing(struct qdio_q *q)
  845. {
  846. int siga_attempts;
  847. QDIO_DBF_TEXT4(0,trace,"qoutproc");
  848. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  849. if (unlikely(qdio_reserve_q(q))) {
  850. qdio_release_q(q);
  851. qdio_perf_stat_inc(&perf_stats.outbound_tl_runs_resched);
  852. /* as we're sissies, we'll check next time */
  853. if (likely(!atomic_read(&q->is_in_shutdown))) {
  854. qdio_mark_q(q);
  855. QDIO_DBF_TEXT4(0,trace,"busy,agn");
  856. }
  857. return;
  858. }
  859. qdio_perf_stat_inc(&perf_stats.outbound_tl_runs);
  860. qdio_perf_stat_inc(&perf_stats.tl_runs);
  861. /* see comment in qdio_kick_outbound_q */
  862. siga_attempts=atomic_read(&q->busy_siga_counter);
  863. while (siga_attempts) {
  864. atomic_dec(&q->busy_siga_counter);
  865. qdio_kick_outbound_q(q);
  866. siga_attempts--;
  867. }
  868. if (qdio_has_outbound_q_moved(q))
  869. qdio_kick_outbound_handler(q);
  870. if (q->queue_type == QDIO_ZFCP_QFMT) {
  871. if ((!q->hydra_gives_outbound_pcis) &&
  872. (!qdio_is_outbound_q_done(q)))
  873. qdio_mark_q(q);
  874. }
  875. else if (((!q->is_iqdio_q) && (!q->is_pci_out)) ||
  876. (q->queue_type == QDIO_IQDIO_QFMT_ASYNCH)) {
  877. /*
  878. * make sure buffer switch from PRIMED to EMPTY is noticed
  879. * and outbound_handler is called
  880. */
  881. if (qdio_is_outbound_q_done(q)) {
  882. del_timer(&q->timer);
  883. } else {
  884. if (!timer_pending(&q->timer))
  885. mod_timer(&q->timer, jiffies +
  886. QDIO_FORCE_CHECK_TIMEOUT);
  887. }
  888. }
  889. qdio_release_q(q);
  890. }
  891. static void
  892. qdio_outbound_processing(unsigned long q)
  893. {
  894. __qdio_outbound_processing((struct qdio_q *) q);
  895. }
  896. /************************* INBOUND ROUTINES *******************************/
  897. static int
  898. qdio_get_inbound_buffer_frontier(struct qdio_q *q)
  899. {
  900. struct qdio_irq *irq;
  901. int f,f_mod_no;
  902. volatile char *slsb;
  903. unsigned int count = 1;
  904. int first_not_to_check;
  905. #ifdef CONFIG_QDIO_DEBUG
  906. char dbf_text[15];
  907. #endif /* CONFIG_QDIO_DEBUG */
  908. #ifdef QDIO_USE_PROCESSING_STATE
  909. int last_position=-1;
  910. #endif /* QDIO_USE_PROCESSING_STATE */
  911. QDIO_DBF_TEXT4(0,trace,"getibfro");
  912. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  913. irq = (struct qdio_irq *) q->irq_ptr;
  914. if (irq->is_qebsm)
  915. return qdio_qebsm_get_inbound_buffer_frontier(q);
  916. slsb=&q->slsb.acc.val[0];
  917. f_mod_no=f=q->first_to_check;
  918. /*
  919. * we don't check 128 buffers, as otherwise qdio_has_inbound_q_moved
  920. * would return 0
  921. */
  922. first_not_to_check=f+qdio_min(atomic_read(&q->number_of_buffers_used),
  923. (QDIO_MAX_BUFFERS_PER_Q-1));
  924. /*
  925. * we don't use this one, as a PCI or we after a thin interrupt
  926. * will sync the queues
  927. */
  928. /* SYNC_MEMORY;*/
  929. check_next:
  930. f_mod_no=f&(QDIO_MAX_BUFFERS_PER_Q-1);
  931. if (f==first_not_to_check)
  932. goto out;
  933. switch (slsb[f_mod_no]) {
  934. /* CU_EMPTY means frontier is reached */
  935. case SLSB_CU_INPUT_EMPTY:
  936. QDIO_DBF_TEXT5(0,trace,"inptempt");
  937. break;
  938. /* P_PRIMED means set slsb to P_PROCESSING and move on */
  939. case SLSB_P_INPUT_PRIMED:
  940. QDIO_DBF_TEXT5(0,trace,"inptprim");
  941. #ifdef QDIO_USE_PROCESSING_STATE
  942. /*
  943. * as soon as running under VM, polling the input queues will
  944. * kill VM in terms of CP overhead
  945. */
  946. if (q->siga_sync) {
  947. set_slsb(q, &f_mod_no, SLSB_P_INPUT_NOT_INIT, &count);
  948. } else {
  949. /* set the previous buffer to NOT_INIT. The current
  950. * buffer will be set to PROCESSING at the end of
  951. * this function to avoid further interrupts. */
  952. if (last_position>=0)
  953. set_slsb(q, &last_position,
  954. SLSB_P_INPUT_NOT_INIT, &count);
  955. atomic_set(&q->polling,1);
  956. last_position=f_mod_no;
  957. }
  958. #else /* QDIO_USE_PROCESSING_STATE */
  959. set_slsb(q, &f_mod_no, SLSB_P_INPUT_NOT_INIT, &count);
  960. #endif /* QDIO_USE_PROCESSING_STATE */
  961. /*
  962. * not needed, as the inbound queue will be synced on the next
  963. * siga-r, resp. tiqdio_is_inbound_q_done will do the siga-s
  964. */
  965. /*SYNC_MEMORY;*/
  966. f++;
  967. atomic_dec(&q->number_of_buffers_used);
  968. goto check_next;
  969. case SLSB_P_INPUT_NOT_INIT:
  970. case SLSB_P_INPUT_PROCESSING:
  971. QDIO_DBF_TEXT5(0,trace,"inpnipro");
  972. break;
  973. /* P_ERROR means frontier is reached, break and report error */
  974. case SLSB_P_INPUT_ERROR:
  975. #ifdef CONFIG_QDIO_DEBUG
  976. sprintf(dbf_text,"inperr%2x",f_mod_no);
  977. QDIO_DBF_TEXT3(1,trace,dbf_text);
  978. #endif /* CONFIG_QDIO_DEBUG */
  979. QDIO_DBF_HEX2(1,sbal,q->sbal[f_mod_no],256);
  980. /* kind of process the buffer */
  981. set_slsb(q, &f_mod_no, SLSB_P_INPUT_NOT_INIT, &count);
  982. if (q->qdio_error)
  983. q->error_status_flags|=
  984. QDIO_STATUS_MORE_THAN_ONE_QDIO_ERROR;
  985. q->qdio_error=SLSB_P_INPUT_ERROR;
  986. q->error_status_flags|=QDIO_STATUS_LOOK_FOR_ERROR;
  987. /* we increment the frontier, as this buffer
  988. * was processed obviously */
  989. f_mod_no=(f_mod_no+1)&(QDIO_MAX_BUFFERS_PER_Q-1);
  990. atomic_dec(&q->number_of_buffers_used);
  991. #ifdef QDIO_USE_PROCESSING_STATE
  992. last_position=-1;
  993. #endif /* QDIO_USE_PROCESSING_STATE */
  994. break;
  995. /* everything else means frontier not changed (HALTED or so) */
  996. default:
  997. break;
  998. }
  999. out:
  1000. q->first_to_check=f_mod_no;
  1001. #ifdef QDIO_USE_PROCESSING_STATE
  1002. if (last_position>=0)
  1003. set_slsb(q, &last_position, SLSB_P_INPUT_PROCESSING, &count);
  1004. #endif /* QDIO_USE_PROCESSING_STATE */
  1005. QDIO_DBF_HEX4(0,trace,&q->first_to_check,sizeof(int));
  1006. return q->first_to_check;
  1007. }
  1008. static int
  1009. qdio_has_inbound_q_moved(struct qdio_q *q)
  1010. {
  1011. int i;
  1012. i=qdio_get_inbound_buffer_frontier(q);
  1013. if ( (i!=GET_SAVED_FRONTIER(q)) ||
  1014. (q->error_status_flags&QDIO_STATUS_LOOK_FOR_ERROR) ) {
  1015. SAVE_FRONTIER(q,i);
  1016. if ((!q->siga_sync)&&(!q->hydra_gives_outbound_pcis))
  1017. SAVE_TIMESTAMP(q);
  1018. QDIO_DBF_TEXT4(0,trace,"inhasmvd");
  1019. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1020. return 1;
  1021. } else {
  1022. QDIO_DBF_TEXT4(0,trace,"inhsntmv");
  1023. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1024. return 0;
  1025. }
  1026. }
  1027. /* means, no more buffers to be filled */
  1028. static int
  1029. tiqdio_is_inbound_q_done(struct qdio_q *q)
  1030. {
  1031. int no_used;
  1032. unsigned int start_buf, count;
  1033. unsigned char state = 0;
  1034. struct qdio_irq *irq = (struct qdio_irq *) q->irq_ptr;
  1035. #ifdef CONFIG_QDIO_DEBUG
  1036. char dbf_text[15];
  1037. #endif
  1038. no_used=atomic_read(&q->number_of_buffers_used);
  1039. /* propagate the change from 82 to 80 through VM */
  1040. SYNC_MEMORY;
  1041. #ifdef CONFIG_QDIO_DEBUG
  1042. if (no_used) {
  1043. sprintf(dbf_text,"iqisnt%02x",no_used);
  1044. QDIO_DBF_TEXT4(0,trace,dbf_text);
  1045. } else {
  1046. QDIO_DBF_TEXT4(0,trace,"iniqisdo");
  1047. }
  1048. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1049. #endif /* CONFIG_QDIO_DEBUG */
  1050. if (!no_used)
  1051. return 1;
  1052. if (!q->siga_sync && !irq->is_qebsm)
  1053. /* we'll check for more primed buffers in qeth_stop_polling */
  1054. return 0;
  1055. if (irq->is_qebsm) {
  1056. count = 1;
  1057. start_buf = q->first_to_check;
  1058. qdio_do_eqbs(q, &state, &start_buf, &count);
  1059. } else
  1060. state = q->slsb.acc.val[q->first_to_check];
  1061. if (state != SLSB_P_INPUT_PRIMED)
  1062. /*
  1063. * nothing more to do, if next buffer is not PRIMED.
  1064. * note that we did a SYNC_MEMORY before, that there
  1065. * has been a sychnronization.
  1066. * we will return 0 below, as there is nothing to do
  1067. * (stop_polling not necessary, as we have not been
  1068. * using the PROCESSING state
  1069. */
  1070. return 0;
  1071. /*
  1072. * ok, the next input buffer is primed. that means, that device state
  1073. * change indicator and adapter local summary are set, so we will find
  1074. * it next time.
  1075. * we will return 0 below, as there is nothing to do, except scheduling
  1076. * ourselves for the next time.
  1077. */
  1078. tiqdio_set_summary_bit((__u32*)q->dev_st_chg_ind);
  1079. tiqdio_sched_tl();
  1080. return 0;
  1081. }
  1082. static int
  1083. qdio_is_inbound_q_done(struct qdio_q *q)
  1084. {
  1085. int no_used;
  1086. unsigned int start_buf, count;
  1087. unsigned char state = 0;
  1088. struct qdio_irq *irq = (struct qdio_irq *) q->irq_ptr;
  1089. #ifdef CONFIG_QDIO_DEBUG
  1090. char dbf_text[15];
  1091. #endif
  1092. no_used=atomic_read(&q->number_of_buffers_used);
  1093. /*
  1094. * we need that one for synchronization with the adapter, as it
  1095. * does a kind of PCI avoidance
  1096. */
  1097. SYNC_MEMORY;
  1098. if (!no_used) {
  1099. QDIO_DBF_TEXT4(0,trace,"inqisdnA");
  1100. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1101. return 1;
  1102. }
  1103. if (irq->is_qebsm) {
  1104. count = 1;
  1105. start_buf = q->first_to_check;
  1106. qdio_do_eqbs(q, &state, &start_buf, &count);
  1107. } else
  1108. state = q->slsb.acc.val[q->first_to_check];
  1109. if (state == SLSB_P_INPUT_PRIMED) {
  1110. /* we got something to do */
  1111. QDIO_DBF_TEXT4(0,trace,"inqisntA");
  1112. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1113. return 0;
  1114. }
  1115. /* on VM, we don't poll, so the q is always done here */
  1116. if (q->siga_sync)
  1117. return 1;
  1118. if (q->hydra_gives_outbound_pcis)
  1119. return 1;
  1120. /*
  1121. * at this point we know, that inbound first_to_check
  1122. * has (probably) not moved (see qdio_inbound_processing)
  1123. */
  1124. if (NOW>GET_SAVED_TIMESTAMP(q)+q->timing.threshold) {
  1125. #ifdef CONFIG_QDIO_DEBUG
  1126. QDIO_DBF_TEXT4(0,trace,"inqisdon");
  1127. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1128. sprintf(dbf_text,"pf%02xcn%02x",q->first_to_check,no_used);
  1129. QDIO_DBF_TEXT4(0,trace,dbf_text);
  1130. #endif /* CONFIG_QDIO_DEBUG */
  1131. return 1;
  1132. } else {
  1133. #ifdef CONFIG_QDIO_DEBUG
  1134. QDIO_DBF_TEXT4(0,trace,"inqisntd");
  1135. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1136. sprintf(dbf_text,"pf%02xcn%02x",q->first_to_check,no_used);
  1137. QDIO_DBF_TEXT4(0,trace,dbf_text);
  1138. #endif /* CONFIG_QDIO_DEBUG */
  1139. return 0;
  1140. }
  1141. }
  1142. static void
  1143. qdio_kick_inbound_handler(struct qdio_q *q)
  1144. {
  1145. int count, start, end, real_end, i;
  1146. #ifdef CONFIG_QDIO_DEBUG
  1147. char dbf_text[15];
  1148. #endif
  1149. QDIO_DBF_TEXT4(0,trace,"kickinh");
  1150. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1151. start=q->first_element_to_kick;
  1152. real_end=q->first_to_check;
  1153. end=(real_end+QDIO_MAX_BUFFERS_PER_Q-1)&(QDIO_MAX_BUFFERS_PER_Q-1);
  1154. i=start;
  1155. count=0;
  1156. while (1) {
  1157. count++;
  1158. if (i==end)
  1159. break;
  1160. i=(i+1)&(QDIO_MAX_BUFFERS_PER_Q-1);
  1161. }
  1162. #ifdef CONFIG_QDIO_DEBUG
  1163. sprintf(dbf_text,"s=%2xc=%2x",start,count);
  1164. QDIO_DBF_TEXT4(0,trace,dbf_text);
  1165. #endif /* CONFIG_QDIO_DEBUG */
  1166. if (likely(q->state==QDIO_IRQ_STATE_ACTIVE))
  1167. q->handler(q->cdev,
  1168. QDIO_STATUS_INBOUND_INT|q->error_status_flags,
  1169. q->qdio_error,q->siga_error,q->q_no,start,count,
  1170. q->int_parm);
  1171. /* for the next time: */
  1172. q->first_element_to_kick=real_end;
  1173. q->qdio_error=0;
  1174. q->siga_error=0;
  1175. q->error_status_flags=0;
  1176. qdio_perf_stat_inc(&perf_stats.inbound_cnt);
  1177. }
  1178. static void
  1179. __tiqdio_inbound_processing(struct qdio_q *q, int spare_ind_was_set)
  1180. {
  1181. struct qdio_irq *irq_ptr;
  1182. struct qdio_q *oq;
  1183. int i;
  1184. QDIO_DBF_TEXT4(0,trace,"iqinproc");
  1185. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1186. /*
  1187. * we first want to reserve the q, so that we know, that we don't
  1188. * interrupt ourselves and call qdio_unmark_q, as is_in_shutdown might
  1189. * be set
  1190. */
  1191. if (unlikely(qdio_reserve_q(q))) {
  1192. qdio_release_q(q);
  1193. qdio_perf_stat_inc(&perf_stats.inbound_thin_tl_runs_resched);
  1194. /*
  1195. * as we might just be about to stop polling, we make
  1196. * sure that we check again at least once more
  1197. */
  1198. tiqdio_sched_tl();
  1199. return;
  1200. }
  1201. qdio_perf_stat_inc(&perf_stats.inbound_thin_tl_runs);
  1202. if (unlikely(atomic_read(&q->is_in_shutdown))) {
  1203. qdio_unmark_q(q);
  1204. goto out;
  1205. }
  1206. /*
  1207. * we reset spare_ind_was_set, when the queue does not use the
  1208. * spare indicator
  1209. */
  1210. if (spare_ind_was_set)
  1211. spare_ind_was_set = (q->dev_st_chg_ind == &spare_indicator);
  1212. if (!(*(q->dev_st_chg_ind)) && !spare_ind_was_set)
  1213. goto out;
  1214. /*
  1215. * q->dev_st_chg_ind is the indicator, be it shared or not.
  1216. * only clear it, if indicator is non-shared
  1217. */
  1218. if (!spare_ind_was_set)
  1219. tiqdio_clear_summary_bit((__u32*)q->dev_st_chg_ind);
  1220. if (q->hydra_gives_outbound_pcis) {
  1221. if (!q->siga_sync_done_on_thinints) {
  1222. SYNC_MEMORY_ALL;
  1223. } else if ((!q->siga_sync_done_on_outb_tis)&&
  1224. (q->hydra_gives_outbound_pcis)) {
  1225. SYNC_MEMORY_ALL_OUTB;
  1226. }
  1227. } else {
  1228. SYNC_MEMORY;
  1229. }
  1230. /*
  1231. * maybe we have to do work on our outbound queues... at least
  1232. * we have to check the outbound-int-capable thinint-capable
  1233. * queues
  1234. */
  1235. if (q->hydra_gives_outbound_pcis) {
  1236. irq_ptr = (struct qdio_irq*)q->irq_ptr;
  1237. for (i=0;i<irq_ptr->no_output_qs;i++) {
  1238. oq = irq_ptr->output_qs[i];
  1239. if (!qdio_is_outbound_q_done(oq)) {
  1240. qdio_perf_stat_dec(&perf_stats.tl_runs);
  1241. __qdio_outbound_processing(oq);
  1242. }
  1243. }
  1244. }
  1245. if (!qdio_has_inbound_q_moved(q))
  1246. goto out;
  1247. qdio_kick_inbound_handler(q);
  1248. if (tiqdio_is_inbound_q_done(q))
  1249. if (!qdio_stop_polling(q)) {
  1250. /*
  1251. * we set the flags to get into the stuff next time,
  1252. * see also comment in qdio_stop_polling
  1253. */
  1254. tiqdio_set_summary_bit((__u32*)q->dev_st_chg_ind);
  1255. tiqdio_sched_tl();
  1256. }
  1257. out:
  1258. qdio_release_q(q);
  1259. }
  1260. static void
  1261. tiqdio_inbound_processing(unsigned long q)
  1262. {
  1263. __tiqdio_inbound_processing((struct qdio_q *) q,
  1264. atomic_read(&spare_indicator_usecount));
  1265. }
  1266. static void
  1267. __qdio_inbound_processing(struct qdio_q *q)
  1268. {
  1269. int q_laps=0;
  1270. QDIO_DBF_TEXT4(0,trace,"qinproc");
  1271. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1272. if (unlikely(qdio_reserve_q(q))) {
  1273. qdio_release_q(q);
  1274. qdio_perf_stat_inc(&perf_stats.inbound_tl_runs_resched);
  1275. /* as we're sissies, we'll check next time */
  1276. if (likely(!atomic_read(&q->is_in_shutdown))) {
  1277. qdio_mark_q(q);
  1278. QDIO_DBF_TEXT4(0,trace,"busy,agn");
  1279. }
  1280. return;
  1281. }
  1282. qdio_perf_stat_inc(&perf_stats.inbound_tl_runs);
  1283. qdio_perf_stat_inc(&perf_stats.tl_runs);
  1284. again:
  1285. if (qdio_has_inbound_q_moved(q)) {
  1286. qdio_kick_inbound_handler(q);
  1287. if (!qdio_stop_polling(q)) {
  1288. q_laps++;
  1289. if (q_laps<QDIO_Q_LAPS)
  1290. goto again;
  1291. }
  1292. qdio_mark_q(q);
  1293. } else {
  1294. if (!qdio_is_inbound_q_done(q))
  1295. /* means poll time is not yet over */
  1296. qdio_mark_q(q);
  1297. }
  1298. qdio_release_q(q);
  1299. }
  1300. static void
  1301. qdio_inbound_processing(unsigned long q)
  1302. {
  1303. __qdio_inbound_processing((struct qdio_q *) q);
  1304. }
  1305. /************************* MAIN ROUTINES *******************************/
  1306. #ifdef QDIO_USE_PROCESSING_STATE
  1307. static int
  1308. tiqdio_reset_processing_state(struct qdio_q *q, int q_laps)
  1309. {
  1310. if (!q) {
  1311. tiqdio_sched_tl();
  1312. return 0;
  1313. }
  1314. /*
  1315. * under VM, we have not used the PROCESSING state, so no
  1316. * need to stop polling
  1317. */
  1318. if (q->siga_sync)
  1319. return 2;
  1320. if (unlikely(qdio_reserve_q(q))) {
  1321. qdio_release_q(q);
  1322. qdio_perf_stat_inc(&perf_stats.inbound_thin_tl_runs_resched);
  1323. /*
  1324. * as we might just be about to stop polling, we make
  1325. * sure that we check again at least once more
  1326. */
  1327. /*
  1328. * sanity -- we'd get here without setting the
  1329. * dev st chg ind
  1330. */
  1331. tiqdio_set_summary_bit((__u32*)q->dev_st_chg_ind);
  1332. tiqdio_sched_tl();
  1333. return 0;
  1334. }
  1335. if (qdio_stop_polling(q)) {
  1336. qdio_release_q(q);
  1337. return 2;
  1338. }
  1339. if (q_laps<QDIO_Q_LAPS-1) {
  1340. qdio_release_q(q);
  1341. return 3;
  1342. }
  1343. /*
  1344. * we set the flags to get into the stuff
  1345. * next time, see also comment in qdio_stop_polling
  1346. */
  1347. tiqdio_set_summary_bit((__u32*)q->dev_st_chg_ind);
  1348. tiqdio_sched_tl();
  1349. qdio_release_q(q);
  1350. return 1;
  1351. }
  1352. #endif /* QDIO_USE_PROCESSING_STATE */
  1353. static void
  1354. tiqdio_inbound_checks(void)
  1355. {
  1356. struct qdio_q *q;
  1357. int spare_ind_was_set=0;
  1358. #ifdef QDIO_USE_PROCESSING_STATE
  1359. int q_laps=0;
  1360. #endif /* QDIO_USE_PROCESSING_STATE */
  1361. QDIO_DBF_TEXT4(0,trace,"iqdinbck");
  1362. QDIO_DBF_TEXT5(0,trace,"iqlocsum");
  1363. #ifdef QDIO_USE_PROCESSING_STATE
  1364. again:
  1365. #endif /* QDIO_USE_PROCESSING_STATE */
  1366. /* when the spare indicator is used and set, save that and clear it */
  1367. if ((atomic_read(&spare_indicator_usecount)) && spare_indicator) {
  1368. spare_ind_was_set = 1;
  1369. tiqdio_clear_summary_bit((__u32*)&spare_indicator);
  1370. }
  1371. q=(struct qdio_q*)tiq_list;
  1372. do {
  1373. if (!q)
  1374. break;
  1375. __tiqdio_inbound_processing(q, spare_ind_was_set);
  1376. q=(struct qdio_q*)q->list_next;
  1377. } while (q!=(struct qdio_q*)tiq_list);
  1378. #ifdef QDIO_USE_PROCESSING_STATE
  1379. q=(struct qdio_q*)tiq_list;
  1380. do {
  1381. int ret;
  1382. ret = tiqdio_reset_processing_state(q, q_laps);
  1383. switch (ret) {
  1384. case 0:
  1385. return;
  1386. case 1:
  1387. q_laps++;
  1388. case 2:
  1389. q = (struct qdio_q*)q->list_next;
  1390. break;
  1391. default:
  1392. q_laps++;
  1393. goto again;
  1394. }
  1395. } while (q!=(struct qdio_q*)tiq_list);
  1396. #endif /* QDIO_USE_PROCESSING_STATE */
  1397. }
  1398. static void
  1399. tiqdio_tl(unsigned long data)
  1400. {
  1401. QDIO_DBF_TEXT4(0,trace,"iqdio_tl");
  1402. qdio_perf_stat_inc(&perf_stats.tl_runs);
  1403. tiqdio_inbound_checks();
  1404. }
  1405. /********************* GENERAL HELPER_ROUTINES ***********************/
  1406. static void
  1407. qdio_release_irq_memory(struct qdio_irq *irq_ptr)
  1408. {
  1409. int i;
  1410. struct qdio_q *q;
  1411. for (i = 0; i < QDIO_MAX_QUEUES_PER_IRQ; i++) {
  1412. q = irq_ptr->input_qs[i];
  1413. if (q) {
  1414. free_page((unsigned long) q->slib);
  1415. kmem_cache_free(qdio_q_cache, q);
  1416. }
  1417. q = irq_ptr->output_qs[i];
  1418. if (q) {
  1419. free_page((unsigned long) q->slib);
  1420. kmem_cache_free(qdio_q_cache, q);
  1421. }
  1422. }
  1423. free_page((unsigned long) irq_ptr->qdr);
  1424. free_page((unsigned long) irq_ptr);
  1425. }
  1426. static void
  1427. qdio_set_impl_params(struct qdio_irq *irq_ptr,
  1428. unsigned int qib_param_field_format,
  1429. /* pointer to 128 bytes or NULL, if no param field */
  1430. unsigned char *qib_param_field,
  1431. /* pointer to no_queues*128 words of data or NULL */
  1432. unsigned int no_input_qs,
  1433. unsigned int no_output_qs,
  1434. unsigned long *input_slib_elements,
  1435. unsigned long *output_slib_elements)
  1436. {
  1437. int i,j;
  1438. if (!irq_ptr)
  1439. return;
  1440. irq_ptr->qib.pfmt=qib_param_field_format;
  1441. if (qib_param_field)
  1442. memcpy(irq_ptr->qib.parm,qib_param_field,
  1443. QDIO_MAX_BUFFERS_PER_Q);
  1444. if (input_slib_elements)
  1445. for (i=0;i<no_input_qs;i++) {
  1446. for (j=0;j<QDIO_MAX_BUFFERS_PER_Q;j++)
  1447. irq_ptr->input_qs[i]->slib->slibe[j].parms=
  1448. input_slib_elements[
  1449. i*QDIO_MAX_BUFFERS_PER_Q+j];
  1450. }
  1451. if (output_slib_elements)
  1452. for (i=0;i<no_output_qs;i++) {
  1453. for (j=0;j<QDIO_MAX_BUFFERS_PER_Q;j++)
  1454. irq_ptr->output_qs[i]->slib->slibe[j].parms=
  1455. output_slib_elements[
  1456. i*QDIO_MAX_BUFFERS_PER_Q+j];
  1457. }
  1458. }
  1459. static int
  1460. qdio_alloc_qs(struct qdio_irq *irq_ptr,
  1461. int no_input_qs, int no_output_qs)
  1462. {
  1463. int i;
  1464. struct qdio_q *q;
  1465. for (i = 0; i < no_input_qs; i++) {
  1466. q = kmem_cache_alloc(qdio_q_cache, GFP_KERNEL);
  1467. if (!q)
  1468. return -ENOMEM;
  1469. memset(q, 0, sizeof(*q));
  1470. q->slib = (struct slib *) __get_free_page(GFP_KERNEL);
  1471. if (!q->slib) {
  1472. kmem_cache_free(qdio_q_cache, q);
  1473. return -ENOMEM;
  1474. }
  1475. irq_ptr->input_qs[i]=q;
  1476. }
  1477. for (i = 0; i < no_output_qs; i++) {
  1478. q = kmem_cache_alloc(qdio_q_cache, GFP_KERNEL);
  1479. if (!q)
  1480. return -ENOMEM;
  1481. memset(q, 0, sizeof(*q));
  1482. q->slib = (struct slib *) __get_free_page(GFP_KERNEL);
  1483. if (!q->slib) {
  1484. kmem_cache_free(qdio_q_cache, q);
  1485. return -ENOMEM;
  1486. }
  1487. irq_ptr->output_qs[i]=q;
  1488. }
  1489. return 0;
  1490. }
  1491. static void
  1492. qdio_fill_qs(struct qdio_irq *irq_ptr, struct ccw_device *cdev,
  1493. int no_input_qs, int no_output_qs,
  1494. qdio_handler_t *input_handler,
  1495. qdio_handler_t *output_handler,
  1496. unsigned long int_parm,int q_format,
  1497. unsigned long flags,
  1498. void **inbound_sbals_array,
  1499. void **outbound_sbals_array)
  1500. {
  1501. struct qdio_q *q;
  1502. int i,j;
  1503. char dbf_text[20]; /* see qdio_initialize */
  1504. void *ptr;
  1505. int available;
  1506. sprintf(dbf_text,"qfqs%4x",cdev->private->schid.sch_no);
  1507. QDIO_DBF_TEXT0(0,setup,dbf_text);
  1508. for (i=0;i<no_input_qs;i++) {
  1509. q=irq_ptr->input_qs[i];
  1510. memset(q,0,((char*)&q->slib)-((char*)q));
  1511. sprintf(dbf_text,"in-q%4x",i);
  1512. QDIO_DBF_TEXT0(0,setup,dbf_text);
  1513. QDIO_DBF_HEX0(0,setup,&q,sizeof(void*));
  1514. memset(q->slib,0,PAGE_SIZE);
  1515. q->sl=(struct sl*)(((char*)q->slib)+PAGE_SIZE/2);
  1516. available=0;
  1517. for (j=0;j<QDIO_MAX_BUFFERS_PER_Q;j++)
  1518. q->sbal[j]=*(inbound_sbals_array++);
  1519. q->queue_type=q_format;
  1520. q->int_parm=int_parm;
  1521. q->schid = irq_ptr->schid;
  1522. q->irq_ptr = irq_ptr;
  1523. q->cdev = cdev;
  1524. q->mask=1<<(31-i);
  1525. q->q_no=i;
  1526. q->is_input_q=1;
  1527. q->first_to_check=0;
  1528. q->last_move_ftc=0;
  1529. q->handler=input_handler;
  1530. q->dev_st_chg_ind=irq_ptr->dev_st_chg_ind;
  1531. /* q->is_thinint_q isn't valid at this time, but
  1532. * irq_ptr->is_thinint_irq is
  1533. */
  1534. if (irq_ptr->is_thinint_irq)
  1535. tasklet_init(&q->tasklet, tiqdio_inbound_processing,
  1536. (unsigned long) q);
  1537. else
  1538. tasklet_init(&q->tasklet, qdio_inbound_processing,
  1539. (unsigned long) q);
  1540. /* actually this is not used for inbound queues. yet. */
  1541. atomic_set(&q->busy_siga_counter,0);
  1542. q->timing.busy_start=0;
  1543. /* for (j=0;j<QDIO_STATS_NUMBER;j++)
  1544. q->timing.last_transfer_times[j]=(qdio_get_micros()/
  1545. QDIO_STATS_NUMBER)*j;
  1546. q->timing.last_transfer_index=QDIO_STATS_NUMBER-1;
  1547. */
  1548. /* fill in slib */
  1549. if (i>0) irq_ptr->input_qs[i-1]->slib->nsliba=
  1550. (unsigned long)(q->slib);
  1551. q->slib->sla=(unsigned long)(q->sl);
  1552. q->slib->slsba=(unsigned long)(&q->slsb.acc.val[0]);
  1553. /* fill in sl */
  1554. for (j=0;j<QDIO_MAX_BUFFERS_PER_Q;j++)
  1555. q->sl->element[j].sbal=(unsigned long)(q->sbal[j]);
  1556. QDIO_DBF_TEXT2(0,setup,"sl-sb-b0");
  1557. ptr=(void*)q->sl;
  1558. QDIO_DBF_HEX2(0,setup,&ptr,sizeof(void*));
  1559. ptr=(void*)&q->slsb;
  1560. QDIO_DBF_HEX2(0,setup,&ptr,sizeof(void*));
  1561. ptr=(void*)q->sbal[0];
  1562. QDIO_DBF_HEX2(0,setup,&ptr,sizeof(void*));
  1563. /* fill in slsb */
  1564. if (!irq_ptr->is_qebsm) {
  1565. unsigned int count = 1;
  1566. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; j++)
  1567. set_slsb(q, &j, SLSB_P_INPUT_NOT_INIT, &count);
  1568. }
  1569. }
  1570. for (i=0;i<no_output_qs;i++) {
  1571. q=irq_ptr->output_qs[i];
  1572. memset(q,0,((char*)&q->slib)-((char*)q));
  1573. sprintf(dbf_text,"outq%4x",i);
  1574. QDIO_DBF_TEXT0(0,setup,dbf_text);
  1575. QDIO_DBF_HEX0(0,setup,&q,sizeof(void*));
  1576. memset(q->slib,0,PAGE_SIZE);
  1577. q->sl=(struct sl*)(((char*)q->slib)+PAGE_SIZE/2);
  1578. available=0;
  1579. for (j=0;j<QDIO_MAX_BUFFERS_PER_Q;j++)
  1580. q->sbal[j]=*(outbound_sbals_array++);
  1581. q->queue_type=q_format;
  1582. if ((q->queue_type == QDIO_IQDIO_QFMT) &&
  1583. (no_output_qs > 1) &&
  1584. (i == no_output_qs-1))
  1585. q->queue_type = QDIO_IQDIO_QFMT_ASYNCH;
  1586. q->int_parm=int_parm;
  1587. q->is_input_q=0;
  1588. q->is_pci_out = 0;
  1589. q->schid = irq_ptr->schid;
  1590. q->cdev = cdev;
  1591. q->irq_ptr = irq_ptr;
  1592. q->mask=1<<(31-i);
  1593. q->q_no=i;
  1594. q->first_to_check=0;
  1595. q->last_move_ftc=0;
  1596. q->handler=output_handler;
  1597. tasklet_init(&q->tasklet, qdio_outbound_processing,
  1598. (unsigned long) q);
  1599. setup_timer(&q->timer, qdio_outbound_processing,
  1600. (unsigned long) q);
  1601. atomic_set(&q->busy_siga_counter,0);
  1602. q->timing.busy_start=0;
  1603. /* fill in slib */
  1604. if (i>0) irq_ptr->output_qs[i-1]->slib->nsliba=
  1605. (unsigned long)(q->slib);
  1606. q->slib->sla=(unsigned long)(q->sl);
  1607. q->slib->slsba=(unsigned long)(&q->slsb.acc.val[0]);
  1608. /* fill in sl */
  1609. for (j=0;j<QDIO_MAX_BUFFERS_PER_Q;j++)
  1610. q->sl->element[j].sbal=(unsigned long)(q->sbal[j]);
  1611. QDIO_DBF_TEXT2(0,setup,"sl-sb-b0");
  1612. ptr=(void*)q->sl;
  1613. QDIO_DBF_HEX2(0,setup,&ptr,sizeof(void*));
  1614. ptr=(void*)&q->slsb;
  1615. QDIO_DBF_HEX2(0,setup,&ptr,sizeof(void*));
  1616. ptr=(void*)q->sbal[0];
  1617. QDIO_DBF_HEX2(0,setup,&ptr,sizeof(void*));
  1618. /* fill in slsb */
  1619. if (!irq_ptr->is_qebsm) {
  1620. unsigned int count = 1;
  1621. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; j++)
  1622. set_slsb(q, &j, SLSB_P_OUTPUT_NOT_INIT, &count);
  1623. }
  1624. }
  1625. }
  1626. static void
  1627. qdio_fill_thresholds(struct qdio_irq *irq_ptr,
  1628. unsigned int no_input_qs,
  1629. unsigned int no_output_qs,
  1630. unsigned int min_input_threshold,
  1631. unsigned int max_input_threshold,
  1632. unsigned int min_output_threshold,
  1633. unsigned int max_output_threshold)
  1634. {
  1635. int i;
  1636. struct qdio_q *q;
  1637. for (i=0;i<no_input_qs;i++) {
  1638. q=irq_ptr->input_qs[i];
  1639. q->timing.threshold=max_input_threshold;
  1640. /* for (j=0;j<QDIO_STATS_CLASSES;j++) {
  1641. q->threshold_classes[j].threshold=
  1642. min_input_threshold+
  1643. (max_input_threshold-min_input_threshold)/
  1644. QDIO_STATS_CLASSES;
  1645. }
  1646. qdio_use_thresholds(q,QDIO_STATS_CLASSES/2);*/
  1647. }
  1648. for (i=0;i<no_output_qs;i++) {
  1649. q=irq_ptr->output_qs[i];
  1650. q->timing.threshold=max_output_threshold;
  1651. /* for (j=0;j<QDIO_STATS_CLASSES;j++) {
  1652. q->threshold_classes[j].threshold=
  1653. min_output_threshold+
  1654. (max_output_threshold-min_output_threshold)/
  1655. QDIO_STATS_CLASSES;
  1656. }
  1657. qdio_use_thresholds(q,QDIO_STATS_CLASSES/2);*/
  1658. }
  1659. }
  1660. static int
  1661. tiqdio_thinint_handler(void)
  1662. {
  1663. QDIO_DBF_TEXT4(0,trace,"thin_int");
  1664. qdio_perf_stat_inc(&perf_stats.thinints);
  1665. /* SVS only when needed:
  1666. * issue SVS to benefit from iqdio interrupt avoidance
  1667. * (SVS clears AISOI)*/
  1668. if (!omit_svs)
  1669. tiqdio_clear_global_summary();
  1670. tiqdio_inbound_checks();
  1671. return 0;
  1672. }
  1673. static void
  1674. qdio_set_state(struct qdio_irq *irq_ptr, enum qdio_irq_states state)
  1675. {
  1676. int i;
  1677. #ifdef CONFIG_QDIO_DEBUG
  1678. char dbf_text[15];
  1679. QDIO_DBF_TEXT5(0,trace,"newstate");
  1680. sprintf(dbf_text,"%4x%4x",irq_ptr->schid.sch_no,state);
  1681. QDIO_DBF_TEXT5(0,trace,dbf_text);
  1682. #endif /* CONFIG_QDIO_DEBUG */
  1683. irq_ptr->state=state;
  1684. for (i=0;i<irq_ptr->no_input_qs;i++)
  1685. irq_ptr->input_qs[i]->state=state;
  1686. for (i=0;i<irq_ptr->no_output_qs;i++)
  1687. irq_ptr->output_qs[i]->state=state;
  1688. mb();
  1689. }
  1690. static void
  1691. qdio_irq_check_sense(struct subchannel_id schid, struct irb *irb)
  1692. {
  1693. char dbf_text[15];
  1694. if (irb->esw.esw0.erw.cons) {
  1695. sprintf(dbf_text,"sens%4x",schid.sch_no);
  1696. QDIO_DBF_TEXT2(1,trace,dbf_text);
  1697. QDIO_DBF_HEX0(0,sense,irb,QDIO_DBF_SENSE_LEN);
  1698. QDIO_PRINT_WARN("sense data available on qdio channel.\n");
  1699. QDIO_HEXDUMP16(WARN,"irb: ",irb);
  1700. QDIO_HEXDUMP16(WARN,"sense data: ",irb->ecw);
  1701. }
  1702. }
  1703. static void
  1704. qdio_handle_pci(struct qdio_irq *irq_ptr)
  1705. {
  1706. int i;
  1707. struct qdio_q *q;
  1708. qdio_perf_stat_inc(&perf_stats.pcis);
  1709. for (i=0;i<irq_ptr->no_input_qs;i++) {
  1710. q=irq_ptr->input_qs[i];
  1711. if (q->is_input_q&QDIO_FLAG_NO_INPUT_INTERRUPT_CONTEXT)
  1712. qdio_mark_q(q);
  1713. else {
  1714. qdio_perf_stat_dec(&perf_stats.tl_runs);
  1715. __qdio_inbound_processing(q);
  1716. }
  1717. }
  1718. if (!irq_ptr->hydra_gives_outbound_pcis)
  1719. return;
  1720. for (i=0;i<irq_ptr->no_output_qs;i++) {
  1721. q=irq_ptr->output_qs[i];
  1722. if (qdio_is_outbound_q_done(q))
  1723. continue;
  1724. qdio_perf_stat_dec(&perf_stats.tl_runs);
  1725. if (!irq_ptr->sync_done_on_outb_pcis)
  1726. SYNC_MEMORY;
  1727. __qdio_outbound_processing(q);
  1728. }
  1729. }
  1730. static void qdio_establish_handle_irq(struct ccw_device*, int, int);
  1731. static void
  1732. qdio_handle_activate_check(struct ccw_device *cdev, unsigned long intparm,
  1733. int cstat, int dstat)
  1734. {
  1735. struct qdio_irq *irq_ptr;
  1736. struct qdio_q *q;
  1737. char dbf_text[15];
  1738. irq_ptr = cdev->private->qdio_data;
  1739. QDIO_DBF_TEXT2(1, trace, "ick2");
  1740. sprintf(dbf_text,"%s", cdev->dev.bus_id);
  1741. QDIO_DBF_TEXT2(1,trace,dbf_text);
  1742. QDIO_DBF_HEX2(0,trace,&intparm,sizeof(int));
  1743. QDIO_DBF_HEX2(0,trace,&dstat,sizeof(int));
  1744. QDIO_DBF_HEX2(0,trace,&cstat,sizeof(int));
  1745. QDIO_PRINT_ERR("received check condition on activate " \
  1746. "queues on device %s (cs=x%x, ds=x%x).\n",
  1747. cdev->dev.bus_id, cstat, dstat);
  1748. if (irq_ptr->no_input_qs) {
  1749. q=irq_ptr->input_qs[0];
  1750. } else if (irq_ptr->no_output_qs) {
  1751. q=irq_ptr->output_qs[0];
  1752. } else {
  1753. QDIO_PRINT_ERR("oops... no queue registered for device %s!?\n",
  1754. cdev->dev.bus_id);
  1755. goto omit_handler_call;
  1756. }
  1757. q->handler(q->cdev,QDIO_STATUS_ACTIVATE_CHECK_CONDITION|
  1758. QDIO_STATUS_LOOK_FOR_ERROR,
  1759. 0,0,0,-1,-1,q->int_parm);
  1760. omit_handler_call:
  1761. qdio_set_state(irq_ptr,QDIO_IRQ_STATE_STOPPED);
  1762. }
  1763. static void
  1764. qdio_call_shutdown(struct work_struct *work)
  1765. {
  1766. struct ccw_device_private *priv;
  1767. struct ccw_device *cdev;
  1768. priv = container_of(work, struct ccw_device_private, kick_work);
  1769. cdev = priv->cdev;
  1770. qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
  1771. put_device(&cdev->dev);
  1772. }
  1773. static void
  1774. qdio_timeout_handler(struct ccw_device *cdev)
  1775. {
  1776. struct qdio_irq *irq_ptr;
  1777. char dbf_text[15];
  1778. QDIO_DBF_TEXT2(0, trace, "qtoh");
  1779. sprintf(dbf_text, "%s", cdev->dev.bus_id);
  1780. QDIO_DBF_TEXT2(0, trace, dbf_text);
  1781. irq_ptr = cdev->private->qdio_data;
  1782. sprintf(dbf_text, "state:%d", irq_ptr->state);
  1783. QDIO_DBF_TEXT2(0, trace, dbf_text);
  1784. switch (irq_ptr->state) {
  1785. case QDIO_IRQ_STATE_INACTIVE:
  1786. QDIO_PRINT_ERR("establish queues on irq 0.%x.%04x: timed out\n",
  1787. irq_ptr->schid.ssid, irq_ptr->schid.sch_no);
  1788. QDIO_DBF_TEXT2(1,setup,"eq:timeo");
  1789. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
  1790. break;
  1791. case QDIO_IRQ_STATE_CLEANUP:
  1792. QDIO_PRINT_INFO("Did not get interrupt on cleanup, "
  1793. "irq=0.%x.%x.\n",
  1794. irq_ptr->schid.ssid, irq_ptr->schid.sch_no);
  1795. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
  1796. break;
  1797. case QDIO_IRQ_STATE_ESTABLISHED:
  1798. case QDIO_IRQ_STATE_ACTIVE:
  1799. /* I/O has been terminated by common I/O layer. */
  1800. QDIO_PRINT_INFO("Queues on irq 0.%x.%04x killed by cio.\n",
  1801. irq_ptr->schid.ssid, irq_ptr->schid.sch_no);
  1802. QDIO_DBF_TEXT2(1, trace, "cio:term");
  1803. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_STOPPED);
  1804. if (get_device(&cdev->dev)) {
  1805. /* Can't call shutdown from interrupt context. */
  1806. PREPARE_WORK(&cdev->private->kick_work,
  1807. qdio_call_shutdown);
  1808. queue_work(ccw_device_work, &cdev->private->kick_work);
  1809. }
  1810. break;
  1811. default:
  1812. BUG();
  1813. }
  1814. ccw_device_set_timeout(cdev, 0);
  1815. wake_up(&cdev->private->wait_q);
  1816. }
  1817. static void
  1818. qdio_handler(struct ccw_device *cdev, unsigned long intparm, struct irb *irb)
  1819. {
  1820. struct qdio_irq *irq_ptr;
  1821. int cstat,dstat;
  1822. char dbf_text[15];
  1823. #ifdef CONFIG_QDIO_DEBUG
  1824. QDIO_DBF_TEXT4(0, trace, "qint");
  1825. sprintf(dbf_text, "%s", cdev->dev.bus_id);
  1826. QDIO_DBF_TEXT4(0, trace, dbf_text);
  1827. #endif /* CONFIG_QDIO_DEBUG */
  1828. if (!intparm) {
  1829. QDIO_PRINT_ERR("got unsolicited interrupt in qdio " \
  1830. "handler, device %s\n", cdev->dev.bus_id);
  1831. return;
  1832. }
  1833. irq_ptr = cdev->private->qdio_data;
  1834. if (!irq_ptr) {
  1835. QDIO_DBF_TEXT2(1, trace, "uint");
  1836. sprintf(dbf_text,"%s", cdev->dev.bus_id);
  1837. QDIO_DBF_TEXT2(1,trace,dbf_text);
  1838. QDIO_PRINT_ERR("received interrupt on unused device %s!\n",
  1839. cdev->dev.bus_id);
  1840. return;
  1841. }
  1842. if (IS_ERR(irb)) {
  1843. /* Currently running i/o is in error. */
  1844. switch (PTR_ERR(irb)) {
  1845. case -EIO:
  1846. QDIO_PRINT_ERR("i/o error on device %s\n",
  1847. cdev->dev.bus_id);
  1848. return;
  1849. case -ETIMEDOUT:
  1850. qdio_timeout_handler(cdev);
  1851. return;
  1852. default:
  1853. QDIO_PRINT_ERR("unknown error state %ld on device %s\n",
  1854. PTR_ERR(irb), cdev->dev.bus_id);
  1855. return;
  1856. }
  1857. }
  1858. qdio_irq_check_sense(irq_ptr->schid, irb);
  1859. #ifdef CONFIG_QDIO_DEBUG
  1860. sprintf(dbf_text, "state:%d", irq_ptr->state);
  1861. QDIO_DBF_TEXT4(0, trace, dbf_text);
  1862. #endif /* CONFIG_QDIO_DEBUG */
  1863. cstat = irb->scsw.cstat;
  1864. dstat = irb->scsw.dstat;
  1865. switch (irq_ptr->state) {
  1866. case QDIO_IRQ_STATE_INACTIVE:
  1867. qdio_establish_handle_irq(cdev, cstat, dstat);
  1868. break;
  1869. case QDIO_IRQ_STATE_CLEANUP:
  1870. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
  1871. break;
  1872. case QDIO_IRQ_STATE_ESTABLISHED:
  1873. case QDIO_IRQ_STATE_ACTIVE:
  1874. if (cstat & SCHN_STAT_PCI) {
  1875. qdio_handle_pci(irq_ptr);
  1876. break;
  1877. }
  1878. if ((cstat&~SCHN_STAT_PCI)||dstat) {
  1879. qdio_handle_activate_check(cdev, intparm, cstat, dstat);
  1880. break;
  1881. }
  1882. default:
  1883. QDIO_PRINT_ERR("got interrupt for queues in state %d on " \
  1884. "device %s?!\n",
  1885. irq_ptr->state, cdev->dev.bus_id);
  1886. }
  1887. wake_up(&cdev->private->wait_q);
  1888. }
  1889. int
  1890. qdio_synchronize(struct ccw_device *cdev, unsigned int flags,
  1891. unsigned int queue_number)
  1892. {
  1893. int cc = 0;
  1894. struct qdio_q *q;
  1895. struct qdio_irq *irq_ptr;
  1896. void *ptr;
  1897. #ifdef CONFIG_QDIO_DEBUG
  1898. char dbf_text[15]="SyncXXXX";
  1899. #endif
  1900. irq_ptr = cdev->private->qdio_data;
  1901. if (!irq_ptr)
  1902. return -ENODEV;
  1903. #ifdef CONFIG_QDIO_DEBUG
  1904. *((int*)(&dbf_text[4])) = irq_ptr->schid.sch_no;
  1905. QDIO_DBF_HEX4(0,trace,dbf_text,QDIO_DBF_TRACE_LEN);
  1906. *((int*)(&dbf_text[0]))=flags;
  1907. *((int*)(&dbf_text[4]))=queue_number;
  1908. QDIO_DBF_HEX4(0,trace,dbf_text,QDIO_DBF_TRACE_LEN);
  1909. #endif /* CONFIG_QDIO_DEBUG */
  1910. if (flags&QDIO_FLAG_SYNC_INPUT) {
  1911. q=irq_ptr->input_qs[queue_number];
  1912. if (!q)
  1913. return -EINVAL;
  1914. if (!(irq_ptr->is_qebsm))
  1915. cc = do_siga_sync(q->schid, 0, q->mask);
  1916. } else if (flags&QDIO_FLAG_SYNC_OUTPUT) {
  1917. q=irq_ptr->output_qs[queue_number];
  1918. if (!q)
  1919. return -EINVAL;
  1920. if (!(irq_ptr->is_qebsm))
  1921. cc = do_siga_sync(q->schid, q->mask, 0);
  1922. } else
  1923. return -EINVAL;
  1924. ptr=&cc;
  1925. if (cc)
  1926. QDIO_DBF_HEX3(0,trace,&ptr,sizeof(int));
  1927. return cc;
  1928. }
  1929. static void
  1930. qdio_check_subchannel_qebsm(struct qdio_irq *irq_ptr, unsigned char qdioac,
  1931. unsigned long token)
  1932. {
  1933. struct qdio_q *q;
  1934. int i;
  1935. unsigned int count, start_buf;
  1936. char dbf_text[15];
  1937. /*check if QEBSM is disabled */
  1938. if (!(irq_ptr->is_qebsm) || !(qdioac & 0x01)) {
  1939. irq_ptr->is_qebsm = 0;
  1940. irq_ptr->sch_token = 0;
  1941. irq_ptr->qib.rflags &= ~QIB_RFLAGS_ENABLE_QEBSM;
  1942. QDIO_DBF_TEXT0(0,setup,"noV=V");
  1943. return;
  1944. }
  1945. irq_ptr->sch_token = token;
  1946. /*input queue*/
  1947. for (i = 0; i < irq_ptr->no_input_qs;i++) {
  1948. q = irq_ptr->input_qs[i];
  1949. count = QDIO_MAX_BUFFERS_PER_Q;
  1950. start_buf = 0;
  1951. set_slsb(q, &start_buf, SLSB_P_INPUT_NOT_INIT, &count);
  1952. }
  1953. sprintf(dbf_text,"V=V:%2x",irq_ptr->is_qebsm);
  1954. QDIO_DBF_TEXT0(0,setup,dbf_text);
  1955. sprintf(dbf_text,"%8lx",irq_ptr->sch_token);
  1956. QDIO_DBF_TEXT0(0,setup,dbf_text);
  1957. /*output queue*/
  1958. for (i = 0; i < irq_ptr->no_output_qs; i++) {
  1959. q = irq_ptr->output_qs[i];
  1960. count = QDIO_MAX_BUFFERS_PER_Q;
  1961. start_buf = 0;
  1962. set_slsb(q, &start_buf, SLSB_P_OUTPUT_NOT_INIT, &count);
  1963. }
  1964. }
  1965. static void
  1966. qdio_get_ssqd_information(struct qdio_irq *irq_ptr)
  1967. {
  1968. int result;
  1969. unsigned char qdioac;
  1970. struct {
  1971. struct chsc_header request;
  1972. u16 reserved1:10;
  1973. u16 ssid:2;
  1974. u16 fmt:4;
  1975. u16 first_sch;
  1976. u16 reserved2;
  1977. u16 last_sch;
  1978. u32 reserved3;
  1979. struct chsc_header response;
  1980. u32 reserved4;
  1981. u8 flags;
  1982. u8 reserved5;
  1983. u16 sch;
  1984. u8 qfmt;
  1985. u8 parm;
  1986. u8 qdioac1;
  1987. u8 sch_class;
  1988. u8 reserved7;
  1989. u8 icnt;
  1990. u8 reserved8;
  1991. u8 ocnt;
  1992. u8 reserved9;
  1993. u8 mbccnt;
  1994. u16 qdioac2;
  1995. u64 sch_token;
  1996. } *ssqd_area;
  1997. QDIO_DBF_TEXT0(0,setup,"getssqd");
  1998. qdioac = 0;
  1999. ssqd_area = mempool_alloc(qdio_mempool_scssc, GFP_ATOMIC);
  2000. if (!ssqd_area) {
  2001. QDIO_PRINT_WARN("Could not get memory for chsc. Using all " \
  2002. "SIGAs for sch x%x.\n", irq_ptr->schid.sch_no);
  2003. irq_ptr->qdioac = CHSC_FLAG_SIGA_INPUT_NECESSARY |
  2004. CHSC_FLAG_SIGA_OUTPUT_NECESSARY |
  2005. CHSC_FLAG_SIGA_SYNC_NECESSARY; /* all flags set */
  2006. irq_ptr->is_qebsm = 0;
  2007. irq_ptr->sch_token = 0;
  2008. irq_ptr->qib.rflags &= ~QIB_RFLAGS_ENABLE_QEBSM;
  2009. return;
  2010. }
  2011. ssqd_area->request = (struct chsc_header) {
  2012. .length = 0x0010,
  2013. .code = 0x0024,
  2014. };
  2015. ssqd_area->first_sch = irq_ptr->schid.sch_no;
  2016. ssqd_area->last_sch = irq_ptr->schid.sch_no;
  2017. ssqd_area->ssid = irq_ptr->schid.ssid;
  2018. result = chsc(ssqd_area);
  2019. if (result) {
  2020. QDIO_PRINT_WARN("CHSC returned cc %i. Using all " \
  2021. "SIGAs for sch 0.%x.%x.\n", result,
  2022. irq_ptr->schid.ssid, irq_ptr->schid.sch_no);
  2023. qdioac = CHSC_FLAG_SIGA_INPUT_NECESSARY |
  2024. CHSC_FLAG_SIGA_OUTPUT_NECESSARY |
  2025. CHSC_FLAG_SIGA_SYNC_NECESSARY; /* all flags set */
  2026. irq_ptr->is_qebsm = 0;
  2027. goto out;
  2028. }
  2029. if (ssqd_area->response.code != QDIO_CHSC_RESPONSE_CODE_OK) {
  2030. QDIO_PRINT_WARN("response upon checking SIGA needs " \
  2031. "is 0x%x. Using all SIGAs for sch 0.%x.%x.\n",
  2032. ssqd_area->response.code,
  2033. irq_ptr->schid.ssid, irq_ptr->schid.sch_no);
  2034. qdioac = CHSC_FLAG_SIGA_INPUT_NECESSARY |
  2035. CHSC_FLAG_SIGA_OUTPUT_NECESSARY |
  2036. CHSC_FLAG_SIGA_SYNC_NECESSARY; /* all flags set */
  2037. irq_ptr->is_qebsm = 0;
  2038. goto out;
  2039. }
  2040. if (!(ssqd_area->flags & CHSC_FLAG_QDIO_CAPABILITY) ||
  2041. !(ssqd_area->flags & CHSC_FLAG_VALIDITY) ||
  2042. (ssqd_area->sch != irq_ptr->schid.sch_no)) {
  2043. QDIO_PRINT_WARN("huh? problems checking out sch 0.%x.%x... " \
  2044. "using all SIGAs.\n",
  2045. irq_ptr->schid.ssid, irq_ptr->schid.sch_no);
  2046. qdioac = CHSC_FLAG_SIGA_INPUT_NECESSARY |
  2047. CHSC_FLAG_SIGA_OUTPUT_NECESSARY |
  2048. CHSC_FLAG_SIGA_SYNC_NECESSARY; /* worst case */
  2049. irq_ptr->is_qebsm = 0;
  2050. goto out;
  2051. }
  2052. qdioac = ssqd_area->qdioac1;
  2053. out:
  2054. qdio_check_subchannel_qebsm(irq_ptr, qdioac,
  2055. ssqd_area->sch_token);
  2056. mempool_free(ssqd_area, qdio_mempool_scssc);
  2057. irq_ptr->qdioac = qdioac;
  2058. }
  2059. static unsigned int
  2060. tiqdio_check_chsc_availability(void)
  2061. {
  2062. char dbf_text[15];
  2063. if (!css_characteristics_avail)
  2064. return -EIO;
  2065. /* Check for bit 41. */
  2066. if (!css_general_characteristics.aif) {
  2067. QDIO_PRINT_WARN("Adapter interruption facility not " \
  2068. "installed.\n");
  2069. return -ENOENT;
  2070. }
  2071. /* Check for bits 107 and 108. */
  2072. if (!css_chsc_characteristics.scssc ||
  2073. !css_chsc_characteristics.scsscf) {
  2074. QDIO_PRINT_WARN("Set Chan Subsys. Char. & Fast-CHSCs " \
  2075. "not available.\n");
  2076. return -ENOENT;
  2077. }
  2078. /* Check for OSA/FCP thin interrupts (bit 67). */
  2079. hydra_thinints = css_general_characteristics.aif_osa;
  2080. sprintf(dbf_text,"hydrati%1x", hydra_thinints);
  2081. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2082. #ifdef CONFIG_64BIT
  2083. /* Check for QEBSM support in general (bit 58). */
  2084. is_passthrough = css_general_characteristics.qebsm;
  2085. #endif
  2086. sprintf(dbf_text,"cssQBS:%1x", is_passthrough);
  2087. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2088. /* Check for aif time delay disablement fac (bit 56). If installed,
  2089. * omit svs even under lpar (good point by rick again) */
  2090. omit_svs = css_general_characteristics.aif_tdd;
  2091. sprintf(dbf_text,"omitsvs%1x", omit_svs);
  2092. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2093. return 0;
  2094. }
  2095. static unsigned int
  2096. tiqdio_set_subchannel_ind(struct qdio_irq *irq_ptr, int reset_to_zero)
  2097. {
  2098. unsigned long real_addr_local_summary_bit;
  2099. unsigned long real_addr_dev_st_chg_ind;
  2100. void *ptr;
  2101. char dbf_text[15];
  2102. unsigned int resp_code;
  2103. int result;
  2104. struct {
  2105. struct chsc_header request;
  2106. u16 operation_code;
  2107. u16 reserved1;
  2108. u32 reserved2;
  2109. u32 reserved3;
  2110. u64 summary_indicator_addr;
  2111. u64 subchannel_indicator_addr;
  2112. u32 ks:4;
  2113. u32 kc:4;
  2114. u32 reserved4:21;
  2115. u32 isc:3;
  2116. u32 word_with_d_bit;
  2117. /* set to 0x10000000 to enable
  2118. * time delay disablement facility */
  2119. u32 reserved5;
  2120. struct subchannel_id schid;
  2121. u32 reserved6[1004];
  2122. struct chsc_header response;
  2123. u32 reserved7;
  2124. } *scssc_area;
  2125. if (!irq_ptr->is_thinint_irq)
  2126. return -ENODEV;
  2127. if (reset_to_zero) {
  2128. real_addr_local_summary_bit=0;
  2129. real_addr_dev_st_chg_ind=0;
  2130. } else {
  2131. real_addr_local_summary_bit=
  2132. virt_to_phys((volatile void *)indicators);
  2133. real_addr_dev_st_chg_ind=
  2134. virt_to_phys((volatile void *)irq_ptr->dev_st_chg_ind);
  2135. }
  2136. scssc_area = mempool_alloc(qdio_mempool_scssc, GFP_ATOMIC);
  2137. if (!scssc_area) {
  2138. QDIO_PRINT_WARN("No memory for setting indicators on " \
  2139. "subchannel 0.%x.%x.\n",
  2140. irq_ptr->schid.ssid, irq_ptr->schid.sch_no);
  2141. return -ENOMEM;
  2142. }
  2143. scssc_area->request = (struct chsc_header) {
  2144. .length = 0x0fe0,
  2145. .code = 0x0021,
  2146. };
  2147. scssc_area->operation_code = 0;
  2148. scssc_area->summary_indicator_addr = real_addr_local_summary_bit;
  2149. scssc_area->subchannel_indicator_addr = real_addr_dev_st_chg_ind;
  2150. scssc_area->ks = QDIO_STORAGE_KEY;
  2151. scssc_area->kc = QDIO_STORAGE_KEY;
  2152. scssc_area->isc = TIQDIO_THININT_ISC;
  2153. scssc_area->schid = irq_ptr->schid;
  2154. /* enables the time delay disablement facility. Don't care
  2155. * whether it is really there (i.e. we haven't checked for
  2156. * it) */
  2157. if (css_general_characteristics.aif_tdd)
  2158. scssc_area->word_with_d_bit = 0x10000000;
  2159. else
  2160. QDIO_PRINT_WARN("Time delay disablement facility " \
  2161. "not available\n");
  2162. result = chsc(scssc_area);
  2163. if (result) {
  2164. QDIO_PRINT_WARN("could not set indicators on irq 0.%x.%x, " \
  2165. "cc=%i.\n",
  2166. irq_ptr->schid.ssid, irq_ptr->schid.sch_no,result);
  2167. result = -EIO;
  2168. goto out;
  2169. }
  2170. resp_code = scssc_area->response.code;
  2171. if (resp_code!=QDIO_CHSC_RESPONSE_CODE_OK) {
  2172. QDIO_PRINT_WARN("response upon setting indicators " \
  2173. "is 0x%x.\n",resp_code);
  2174. sprintf(dbf_text,"sidR%4x",resp_code);
  2175. QDIO_DBF_TEXT1(0,trace,dbf_text);
  2176. QDIO_DBF_TEXT1(0,setup,dbf_text);
  2177. ptr=&scssc_area->response;
  2178. QDIO_DBF_HEX2(1,setup,&ptr,QDIO_DBF_SETUP_LEN);
  2179. result = -EIO;
  2180. goto out;
  2181. }
  2182. QDIO_DBF_TEXT2(0,setup,"setscind");
  2183. QDIO_DBF_HEX2(0,setup,&real_addr_local_summary_bit,
  2184. sizeof(unsigned long));
  2185. QDIO_DBF_HEX2(0,setup,&real_addr_dev_st_chg_ind,sizeof(unsigned long));
  2186. result = 0;
  2187. out:
  2188. mempool_free(scssc_area, qdio_mempool_scssc);
  2189. return result;
  2190. }
  2191. static unsigned int
  2192. tiqdio_set_delay_target(struct qdio_irq *irq_ptr, unsigned long delay_target)
  2193. {
  2194. unsigned int resp_code;
  2195. int result;
  2196. void *ptr;
  2197. char dbf_text[15];
  2198. struct {
  2199. struct chsc_header request;
  2200. u16 operation_code;
  2201. u16 reserved1;
  2202. u32 reserved2;
  2203. u32 reserved3;
  2204. u32 reserved4[2];
  2205. u32 delay_target;
  2206. u32 reserved5[1009];
  2207. struct chsc_header response;
  2208. u32 reserved6;
  2209. } *scsscf_area;
  2210. if (!irq_ptr->is_thinint_irq)
  2211. return -ENODEV;
  2212. scsscf_area = mempool_alloc(qdio_mempool_scssc, GFP_ATOMIC);
  2213. if (!scsscf_area) {
  2214. QDIO_PRINT_WARN("No memory for setting delay target on " \
  2215. "subchannel 0.%x.%x.\n",
  2216. irq_ptr->schid.ssid, irq_ptr->schid.sch_no);
  2217. return -ENOMEM;
  2218. }
  2219. scsscf_area->request = (struct chsc_header) {
  2220. .length = 0x0fe0,
  2221. .code = 0x1027,
  2222. };
  2223. scsscf_area->delay_target = delay_target<<16;
  2224. result=chsc(scsscf_area);
  2225. if (result) {
  2226. QDIO_PRINT_WARN("could not set delay target on irq 0.%x.%x, " \
  2227. "cc=%i. Continuing.\n",
  2228. irq_ptr->schid.ssid, irq_ptr->schid.sch_no,
  2229. result);
  2230. result = -EIO;
  2231. goto out;
  2232. }
  2233. resp_code = scsscf_area->response.code;
  2234. if (resp_code!=QDIO_CHSC_RESPONSE_CODE_OK) {
  2235. QDIO_PRINT_WARN("response upon setting delay target " \
  2236. "is 0x%x. Continuing.\n",resp_code);
  2237. sprintf(dbf_text,"sdtR%4x",resp_code);
  2238. QDIO_DBF_TEXT1(0,trace,dbf_text);
  2239. QDIO_DBF_TEXT1(0,setup,dbf_text);
  2240. ptr=&scsscf_area->response;
  2241. QDIO_DBF_HEX2(1,trace,&ptr,QDIO_DBF_TRACE_LEN);
  2242. }
  2243. QDIO_DBF_TEXT2(0,trace,"delytrgt");
  2244. QDIO_DBF_HEX2(0,trace,&delay_target,sizeof(unsigned long));
  2245. result = 0; /* not critical */
  2246. out:
  2247. mempool_free(scsscf_area, qdio_mempool_scssc);
  2248. return result;
  2249. }
  2250. int
  2251. qdio_cleanup(struct ccw_device *cdev, int how)
  2252. {
  2253. struct qdio_irq *irq_ptr;
  2254. char dbf_text[15];
  2255. int rc;
  2256. irq_ptr = cdev->private->qdio_data;
  2257. if (!irq_ptr)
  2258. return -ENODEV;
  2259. sprintf(dbf_text,"qcln%4x",irq_ptr->schid.sch_no);
  2260. QDIO_DBF_TEXT1(0,trace,dbf_text);
  2261. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2262. rc = qdio_shutdown(cdev, how);
  2263. if ((rc == 0) || (rc == -EINPROGRESS))
  2264. rc = qdio_free(cdev);
  2265. return rc;
  2266. }
  2267. int
  2268. qdio_shutdown(struct ccw_device *cdev, int how)
  2269. {
  2270. struct qdio_irq *irq_ptr;
  2271. int i;
  2272. int result = 0;
  2273. int rc;
  2274. unsigned long flags;
  2275. int timeout;
  2276. char dbf_text[15];
  2277. irq_ptr = cdev->private->qdio_data;
  2278. if (!irq_ptr)
  2279. return -ENODEV;
  2280. down(&irq_ptr->setting_up_sema);
  2281. sprintf(dbf_text,"qsqs%4x",irq_ptr->schid.sch_no);
  2282. QDIO_DBF_TEXT1(0,trace,dbf_text);
  2283. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2284. /* mark all qs as uninteresting */
  2285. for (i=0;i<irq_ptr->no_input_qs;i++)
  2286. atomic_set(&irq_ptr->input_qs[i]->is_in_shutdown,1);
  2287. for (i=0;i<irq_ptr->no_output_qs;i++)
  2288. atomic_set(&irq_ptr->output_qs[i]->is_in_shutdown,1);
  2289. tasklet_kill(&tiqdio_tasklet);
  2290. for (i=0;i<irq_ptr->no_input_qs;i++) {
  2291. qdio_unmark_q(irq_ptr->input_qs[i]);
  2292. tasklet_kill(&irq_ptr->input_qs[i]->tasklet);
  2293. wait_event_interruptible_timeout(cdev->private->wait_q,
  2294. !atomic_read(&irq_ptr->
  2295. input_qs[i]->
  2296. use_count),
  2297. QDIO_NO_USE_COUNT_TIMEOUT);
  2298. if (atomic_read(&irq_ptr->input_qs[i]->use_count))
  2299. result=-EINPROGRESS;
  2300. }
  2301. for (i=0;i<irq_ptr->no_output_qs;i++) {
  2302. tasklet_kill(&irq_ptr->output_qs[i]->tasklet);
  2303. del_timer(&irq_ptr->output_qs[i]->timer);
  2304. wait_event_interruptible_timeout(cdev->private->wait_q,
  2305. !atomic_read(&irq_ptr->
  2306. output_qs[i]->
  2307. use_count),
  2308. QDIO_NO_USE_COUNT_TIMEOUT);
  2309. if (atomic_read(&irq_ptr->output_qs[i]->use_count))
  2310. result=-EINPROGRESS;
  2311. }
  2312. /* cleanup subchannel */
  2313. spin_lock_irqsave(get_ccwdev_lock(cdev),flags);
  2314. if (how&QDIO_FLAG_CLEANUP_USING_CLEAR) {
  2315. rc = ccw_device_clear(cdev, QDIO_DOING_CLEANUP);
  2316. timeout=QDIO_CLEANUP_CLEAR_TIMEOUT;
  2317. } else if (how&QDIO_FLAG_CLEANUP_USING_HALT) {
  2318. rc = ccw_device_halt(cdev, QDIO_DOING_CLEANUP);
  2319. timeout=QDIO_CLEANUP_HALT_TIMEOUT;
  2320. } else { /* default behaviour */
  2321. rc = ccw_device_halt(cdev, QDIO_DOING_CLEANUP);
  2322. timeout=QDIO_CLEANUP_HALT_TIMEOUT;
  2323. }
  2324. if (rc == -ENODEV) {
  2325. /* No need to wait for device no longer present. */
  2326. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
  2327. spin_unlock_irqrestore(get_ccwdev_lock(cdev), flags);
  2328. } else if (((void *)cdev->handler != (void *)qdio_handler) && rc == 0) {
  2329. /*
  2330. * Whoever put another handler there, has to cope with the
  2331. * interrupt theirself. Might happen if qdio_shutdown was
  2332. * called on already shutdown queues, but this shouldn't have
  2333. * bad side effects.
  2334. */
  2335. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
  2336. spin_unlock_irqrestore(get_ccwdev_lock(cdev), flags);
  2337. } else if (rc == 0) {
  2338. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_CLEANUP);
  2339. ccw_device_set_timeout(cdev, timeout);
  2340. spin_unlock_irqrestore(get_ccwdev_lock(cdev),flags);
  2341. wait_event(cdev->private->wait_q,
  2342. irq_ptr->state == QDIO_IRQ_STATE_INACTIVE ||
  2343. irq_ptr->state == QDIO_IRQ_STATE_ERR);
  2344. } else {
  2345. QDIO_PRINT_INFO("ccw_device_{halt,clear} returned %d for "
  2346. "device %s\n", result, cdev->dev.bus_id);
  2347. spin_unlock_irqrestore(get_ccwdev_lock(cdev), flags);
  2348. result = rc;
  2349. goto out;
  2350. }
  2351. if (irq_ptr->is_thinint_irq) {
  2352. qdio_put_indicator((__u32*)irq_ptr->dev_st_chg_ind);
  2353. tiqdio_set_subchannel_ind(irq_ptr,1);
  2354. /* reset adapter interrupt indicators */
  2355. }
  2356. /* exchange int handlers, if necessary */
  2357. if ((void*)cdev->handler == (void*)qdio_handler)
  2358. cdev->handler=irq_ptr->original_int_handler;
  2359. /* Ignore errors. */
  2360. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
  2361. ccw_device_set_timeout(cdev, 0);
  2362. out:
  2363. up(&irq_ptr->setting_up_sema);
  2364. return result;
  2365. }
  2366. int
  2367. qdio_free(struct ccw_device *cdev)
  2368. {
  2369. struct qdio_irq *irq_ptr;
  2370. char dbf_text[15];
  2371. irq_ptr = cdev->private->qdio_data;
  2372. if (!irq_ptr)
  2373. return -ENODEV;
  2374. down(&irq_ptr->setting_up_sema);
  2375. sprintf(dbf_text,"qfqs%4x",irq_ptr->schid.sch_no);
  2376. QDIO_DBF_TEXT1(0,trace,dbf_text);
  2377. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2378. cdev->private->qdio_data = NULL;
  2379. up(&irq_ptr->setting_up_sema);
  2380. qdio_release_irq_memory(irq_ptr);
  2381. module_put(THIS_MODULE);
  2382. return 0;
  2383. }
  2384. static void
  2385. qdio_allocate_do_dbf(struct qdio_initialize *init_data)
  2386. {
  2387. char dbf_text[20]; /* if a printf printed out more than 8 chars */
  2388. sprintf(dbf_text,"qfmt:%x",init_data->q_format);
  2389. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2390. QDIO_DBF_HEX0(0,setup,init_data->adapter_name,8);
  2391. sprintf(dbf_text,"qpff%4x",init_data->qib_param_field_format);
  2392. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2393. QDIO_DBF_HEX0(0,setup,&init_data->qib_param_field,sizeof(char*));
  2394. QDIO_DBF_HEX0(0,setup,&init_data->input_slib_elements,sizeof(long*));
  2395. QDIO_DBF_HEX0(0,setup,&init_data->output_slib_elements,sizeof(long*));
  2396. sprintf(dbf_text,"miit%4x",init_data->min_input_threshold);
  2397. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2398. sprintf(dbf_text,"mait%4x",init_data->max_input_threshold);
  2399. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2400. sprintf(dbf_text,"miot%4x",init_data->min_output_threshold);
  2401. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2402. sprintf(dbf_text,"maot%4x",init_data->max_output_threshold);
  2403. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2404. sprintf(dbf_text,"niq:%4x",init_data->no_input_qs);
  2405. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2406. sprintf(dbf_text,"noq:%4x",init_data->no_output_qs);
  2407. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2408. QDIO_DBF_HEX0(0,setup,&init_data->input_handler,sizeof(void*));
  2409. QDIO_DBF_HEX0(0,setup,&init_data->output_handler,sizeof(void*));
  2410. QDIO_DBF_HEX0(0,setup,&init_data->int_parm,sizeof(long));
  2411. QDIO_DBF_HEX0(0,setup,&init_data->flags,sizeof(long));
  2412. QDIO_DBF_HEX0(0,setup,&init_data->input_sbal_addr_array,sizeof(void*));
  2413. QDIO_DBF_HEX0(0,setup,&init_data->output_sbal_addr_array,sizeof(void*));
  2414. }
  2415. static void
  2416. qdio_allocate_fill_input_desc(struct qdio_irq *irq_ptr, int i, int iqfmt)
  2417. {
  2418. irq_ptr->input_qs[i]->is_iqdio_q = iqfmt;
  2419. irq_ptr->input_qs[i]->is_thinint_q = irq_ptr->is_thinint_irq;
  2420. irq_ptr->qdr->qdf0[i].sliba=(unsigned long)(irq_ptr->input_qs[i]->slib);
  2421. irq_ptr->qdr->qdf0[i].sla=(unsigned long)(irq_ptr->input_qs[i]->sl);
  2422. irq_ptr->qdr->qdf0[i].slsba=
  2423. (unsigned long)(&irq_ptr->input_qs[i]->slsb.acc.val[0]);
  2424. irq_ptr->qdr->qdf0[i].akey=QDIO_STORAGE_KEY;
  2425. irq_ptr->qdr->qdf0[i].bkey=QDIO_STORAGE_KEY;
  2426. irq_ptr->qdr->qdf0[i].ckey=QDIO_STORAGE_KEY;
  2427. irq_ptr->qdr->qdf0[i].dkey=QDIO_STORAGE_KEY;
  2428. }
  2429. static void
  2430. qdio_allocate_fill_output_desc(struct qdio_irq *irq_ptr, int i,
  2431. int j, int iqfmt)
  2432. {
  2433. irq_ptr->output_qs[i]->is_iqdio_q = iqfmt;
  2434. irq_ptr->output_qs[i]->is_thinint_q = irq_ptr->is_thinint_irq;
  2435. irq_ptr->qdr->qdf0[i+j].sliba=(unsigned long)(irq_ptr->output_qs[i]->slib);
  2436. irq_ptr->qdr->qdf0[i+j].sla=(unsigned long)(irq_ptr->output_qs[i]->sl);
  2437. irq_ptr->qdr->qdf0[i+j].slsba=
  2438. (unsigned long)(&irq_ptr->output_qs[i]->slsb.acc.val[0]);
  2439. irq_ptr->qdr->qdf0[i+j].akey=QDIO_STORAGE_KEY;
  2440. irq_ptr->qdr->qdf0[i+j].bkey=QDIO_STORAGE_KEY;
  2441. irq_ptr->qdr->qdf0[i+j].ckey=QDIO_STORAGE_KEY;
  2442. irq_ptr->qdr->qdf0[i+j].dkey=QDIO_STORAGE_KEY;
  2443. }
  2444. static void
  2445. qdio_initialize_set_siga_flags_input(struct qdio_irq *irq_ptr)
  2446. {
  2447. int i;
  2448. for (i=0;i<irq_ptr->no_input_qs;i++) {
  2449. irq_ptr->input_qs[i]->siga_sync=
  2450. irq_ptr->qdioac&CHSC_FLAG_SIGA_SYNC_NECESSARY;
  2451. irq_ptr->input_qs[i]->siga_in=
  2452. irq_ptr->qdioac&CHSC_FLAG_SIGA_INPUT_NECESSARY;
  2453. irq_ptr->input_qs[i]->siga_out=
  2454. irq_ptr->qdioac&CHSC_FLAG_SIGA_OUTPUT_NECESSARY;
  2455. irq_ptr->input_qs[i]->siga_sync_done_on_thinints=
  2456. irq_ptr->qdioac&CHSC_FLAG_SIGA_SYNC_DONE_ON_THININTS;
  2457. irq_ptr->input_qs[i]->hydra_gives_outbound_pcis=
  2458. irq_ptr->hydra_gives_outbound_pcis;
  2459. irq_ptr->input_qs[i]->siga_sync_done_on_outb_tis=
  2460. ((irq_ptr->qdioac&
  2461. (CHSC_FLAG_SIGA_SYNC_DONE_ON_OUTB_PCIS|
  2462. CHSC_FLAG_SIGA_SYNC_DONE_ON_THININTS))==
  2463. (CHSC_FLAG_SIGA_SYNC_DONE_ON_OUTB_PCIS|
  2464. CHSC_FLAG_SIGA_SYNC_DONE_ON_THININTS));
  2465. }
  2466. }
  2467. static void
  2468. qdio_initialize_set_siga_flags_output(struct qdio_irq *irq_ptr)
  2469. {
  2470. int i;
  2471. for (i=0;i<irq_ptr->no_output_qs;i++) {
  2472. irq_ptr->output_qs[i]->siga_sync=
  2473. irq_ptr->qdioac&CHSC_FLAG_SIGA_SYNC_NECESSARY;
  2474. irq_ptr->output_qs[i]->siga_in=
  2475. irq_ptr->qdioac&CHSC_FLAG_SIGA_INPUT_NECESSARY;
  2476. irq_ptr->output_qs[i]->siga_out=
  2477. irq_ptr->qdioac&CHSC_FLAG_SIGA_OUTPUT_NECESSARY;
  2478. irq_ptr->output_qs[i]->siga_sync_done_on_thinints=
  2479. irq_ptr->qdioac&CHSC_FLAG_SIGA_SYNC_DONE_ON_THININTS;
  2480. irq_ptr->output_qs[i]->hydra_gives_outbound_pcis=
  2481. irq_ptr->hydra_gives_outbound_pcis;
  2482. irq_ptr->output_qs[i]->siga_sync_done_on_outb_tis=
  2483. ((irq_ptr->qdioac&
  2484. (CHSC_FLAG_SIGA_SYNC_DONE_ON_OUTB_PCIS|
  2485. CHSC_FLAG_SIGA_SYNC_DONE_ON_THININTS))==
  2486. (CHSC_FLAG_SIGA_SYNC_DONE_ON_OUTB_PCIS|
  2487. CHSC_FLAG_SIGA_SYNC_DONE_ON_THININTS));
  2488. }
  2489. }
  2490. static int
  2491. qdio_establish_irq_check_for_errors(struct ccw_device *cdev, int cstat,
  2492. int dstat)
  2493. {
  2494. char dbf_text[15];
  2495. struct qdio_irq *irq_ptr;
  2496. irq_ptr = cdev->private->qdio_data;
  2497. if (cstat || (dstat & ~(DEV_STAT_CHN_END|DEV_STAT_DEV_END))) {
  2498. sprintf(dbf_text,"ick1%4x",irq_ptr->schid.sch_no);
  2499. QDIO_DBF_TEXT2(1,trace,dbf_text);
  2500. QDIO_DBF_HEX2(0,trace,&dstat,sizeof(int));
  2501. QDIO_DBF_HEX2(0,trace,&cstat,sizeof(int));
  2502. QDIO_PRINT_ERR("received check condition on establish " \
  2503. "queues on irq 0.%x.%x (cs=x%x, ds=x%x).\n",
  2504. irq_ptr->schid.ssid, irq_ptr->schid.sch_no,
  2505. cstat,dstat);
  2506. qdio_set_state(irq_ptr,QDIO_IRQ_STATE_ERR);
  2507. }
  2508. if (!(dstat & DEV_STAT_DEV_END)) {
  2509. QDIO_DBF_TEXT2(1,setup,"eq:no de");
  2510. QDIO_DBF_HEX2(0,setup,&dstat, sizeof(dstat));
  2511. QDIO_DBF_HEX2(0,setup,&cstat, sizeof(cstat));
  2512. QDIO_PRINT_ERR("establish queues on irq 0.%x.%04x: didn't get "
  2513. "device end: dstat=%02x, cstat=%02x\n",
  2514. irq_ptr->schid.ssid, irq_ptr->schid.sch_no,
  2515. dstat, cstat);
  2516. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
  2517. return 1;
  2518. }
  2519. if (dstat & ~(DEV_STAT_CHN_END|DEV_STAT_DEV_END)) {
  2520. QDIO_DBF_TEXT2(1,setup,"eq:badio");
  2521. QDIO_DBF_HEX2(0,setup,&dstat, sizeof(dstat));
  2522. QDIO_DBF_HEX2(0,setup,&cstat, sizeof(cstat));
  2523. QDIO_PRINT_ERR("establish queues on irq 0.%x.%04x: got "
  2524. "the following devstat: dstat=%02x, "
  2525. "cstat=%02x\n", irq_ptr->schid.ssid,
  2526. irq_ptr->schid.sch_no, dstat, cstat);
  2527. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
  2528. return 1;
  2529. }
  2530. return 0;
  2531. }
  2532. static void
  2533. qdio_establish_handle_irq(struct ccw_device *cdev, int cstat, int dstat)
  2534. {
  2535. struct qdio_irq *irq_ptr;
  2536. char dbf_text[15];
  2537. irq_ptr = cdev->private->qdio_data;
  2538. sprintf(dbf_text,"qehi%4x",cdev->private->schid.sch_no);
  2539. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2540. QDIO_DBF_TEXT0(0,trace,dbf_text);
  2541. if (qdio_establish_irq_check_for_errors(cdev, cstat, dstat)) {
  2542. ccw_device_set_timeout(cdev, 0);
  2543. return;
  2544. }
  2545. qdio_set_state(irq_ptr,QDIO_IRQ_STATE_ESTABLISHED);
  2546. ccw_device_set_timeout(cdev, 0);
  2547. }
  2548. int
  2549. qdio_initialize(struct qdio_initialize *init_data)
  2550. {
  2551. int rc;
  2552. char dbf_text[15];
  2553. sprintf(dbf_text,"qini%4x",init_data->cdev->private->schid.sch_no);
  2554. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2555. QDIO_DBF_TEXT0(0,trace,dbf_text);
  2556. rc = qdio_allocate(init_data);
  2557. if (rc == 0) {
  2558. rc = qdio_establish(init_data);
  2559. if (rc != 0)
  2560. qdio_free(init_data->cdev);
  2561. }
  2562. return rc;
  2563. }
  2564. int
  2565. qdio_allocate(struct qdio_initialize *init_data)
  2566. {
  2567. struct qdio_irq *irq_ptr;
  2568. char dbf_text[15];
  2569. sprintf(dbf_text,"qalc%4x",init_data->cdev->private->schid.sch_no);
  2570. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2571. QDIO_DBF_TEXT0(0,trace,dbf_text);
  2572. if ( (init_data->no_input_qs>QDIO_MAX_QUEUES_PER_IRQ) ||
  2573. (init_data->no_output_qs>QDIO_MAX_QUEUES_PER_IRQ) ||
  2574. ((init_data->no_input_qs) && (!init_data->input_handler)) ||
  2575. ((init_data->no_output_qs) && (!init_data->output_handler)) )
  2576. return -EINVAL;
  2577. if (!init_data->input_sbal_addr_array)
  2578. return -EINVAL;
  2579. if (!init_data->output_sbal_addr_array)
  2580. return -EINVAL;
  2581. qdio_allocate_do_dbf(init_data);
  2582. /* create irq */
  2583. irq_ptr = (void *) get_zeroed_page(GFP_KERNEL | GFP_DMA);
  2584. QDIO_DBF_TEXT0(0,setup,"irq_ptr:");
  2585. QDIO_DBF_HEX0(0,setup,&irq_ptr,sizeof(void*));
  2586. if (!irq_ptr) {
  2587. QDIO_PRINT_ERR("allocation of irq_ptr failed!\n");
  2588. return -ENOMEM;
  2589. }
  2590. init_MUTEX(&irq_ptr->setting_up_sema);
  2591. /* QDR must be in DMA area since CCW data address is only 32 bit */
  2592. irq_ptr->qdr = (struct qdr *) __get_free_page(GFP_KERNEL | GFP_DMA);
  2593. if (!(irq_ptr->qdr)) {
  2594. free_page((unsigned long) irq_ptr);
  2595. QDIO_PRINT_ERR("allocation of irq_ptr->qdr failed!\n");
  2596. return -ENOMEM;
  2597. }
  2598. QDIO_DBF_TEXT0(0,setup,"qdr:");
  2599. QDIO_DBF_HEX0(0,setup,&irq_ptr->qdr,sizeof(void*));
  2600. if (qdio_alloc_qs(irq_ptr,
  2601. init_data->no_input_qs,
  2602. init_data->no_output_qs)) {
  2603. QDIO_PRINT_ERR("queue allocation failed!\n");
  2604. qdio_release_irq_memory(irq_ptr);
  2605. return -ENOMEM;
  2606. }
  2607. init_data->cdev->private->qdio_data = irq_ptr;
  2608. qdio_set_state(irq_ptr,QDIO_IRQ_STATE_INACTIVE);
  2609. return 0;
  2610. }
  2611. static int qdio_fill_irq(struct qdio_initialize *init_data)
  2612. {
  2613. int i;
  2614. char dbf_text[15];
  2615. struct ciw *ciw;
  2616. int is_iqdio;
  2617. struct qdio_irq *irq_ptr;
  2618. irq_ptr = init_data->cdev->private->qdio_data;
  2619. memset(irq_ptr,0,((char*)&irq_ptr->qdr)-((char*)irq_ptr));
  2620. /* wipes qib.ac, required by ar7063 */
  2621. memset(irq_ptr->qdr,0,sizeof(struct qdr));
  2622. irq_ptr->int_parm=init_data->int_parm;
  2623. irq_ptr->schid = ccw_device_get_subchannel_id(init_data->cdev);
  2624. irq_ptr->no_input_qs=init_data->no_input_qs;
  2625. irq_ptr->no_output_qs=init_data->no_output_qs;
  2626. if (init_data->q_format==QDIO_IQDIO_QFMT) {
  2627. irq_ptr->is_iqdio_irq=1;
  2628. irq_ptr->is_thinint_irq=1;
  2629. } else {
  2630. irq_ptr->is_iqdio_irq=0;
  2631. irq_ptr->is_thinint_irq=hydra_thinints;
  2632. }
  2633. sprintf(dbf_text,"is_i_t%1x%1x",
  2634. irq_ptr->is_iqdio_irq,irq_ptr->is_thinint_irq);
  2635. QDIO_DBF_TEXT2(0,setup,dbf_text);
  2636. if (irq_ptr->is_thinint_irq) {
  2637. irq_ptr->dev_st_chg_ind = qdio_get_indicator();
  2638. QDIO_DBF_HEX1(0,setup,&irq_ptr->dev_st_chg_ind,sizeof(void*));
  2639. if (!irq_ptr->dev_st_chg_ind) {
  2640. QDIO_PRINT_WARN("no indicator location available " \
  2641. "for irq 0.%x.%x\n",
  2642. irq_ptr->schid.ssid, irq_ptr->schid.sch_no);
  2643. qdio_release_irq_memory(irq_ptr);
  2644. return -ENOBUFS;
  2645. }
  2646. }
  2647. /* defaults */
  2648. irq_ptr->equeue.cmd=DEFAULT_ESTABLISH_QS_CMD;
  2649. irq_ptr->equeue.count=DEFAULT_ESTABLISH_QS_COUNT;
  2650. irq_ptr->aqueue.cmd=DEFAULT_ACTIVATE_QS_CMD;
  2651. irq_ptr->aqueue.count=DEFAULT_ACTIVATE_QS_COUNT;
  2652. qdio_fill_qs(irq_ptr, init_data->cdev,
  2653. init_data->no_input_qs,
  2654. init_data->no_output_qs,
  2655. init_data->input_handler,
  2656. init_data->output_handler,init_data->int_parm,
  2657. init_data->q_format,init_data->flags,
  2658. init_data->input_sbal_addr_array,
  2659. init_data->output_sbal_addr_array);
  2660. if (!try_module_get(THIS_MODULE)) {
  2661. QDIO_PRINT_CRIT("try_module_get() failed!\n");
  2662. qdio_release_irq_memory(irq_ptr);
  2663. return -EINVAL;
  2664. }
  2665. qdio_fill_thresholds(irq_ptr,init_data->no_input_qs,
  2666. init_data->no_output_qs,
  2667. init_data->min_input_threshold,
  2668. init_data->max_input_threshold,
  2669. init_data->min_output_threshold,
  2670. init_data->max_output_threshold);
  2671. /* fill in qdr */
  2672. irq_ptr->qdr->qfmt=init_data->q_format;
  2673. irq_ptr->qdr->iqdcnt=init_data->no_input_qs;
  2674. irq_ptr->qdr->oqdcnt=init_data->no_output_qs;
  2675. irq_ptr->qdr->iqdsz=sizeof(struct qdesfmt0)/4; /* size in words */
  2676. irq_ptr->qdr->oqdsz=sizeof(struct qdesfmt0)/4;
  2677. irq_ptr->qdr->qiba=(unsigned long)&irq_ptr->qib;
  2678. irq_ptr->qdr->qkey=QDIO_STORAGE_KEY;
  2679. /* fill in qib */
  2680. irq_ptr->is_qebsm = is_passthrough;
  2681. if (irq_ptr->is_qebsm)
  2682. irq_ptr->qib.rflags |= QIB_RFLAGS_ENABLE_QEBSM;
  2683. irq_ptr->qib.qfmt=init_data->q_format;
  2684. if (init_data->no_input_qs)
  2685. irq_ptr->qib.isliba=(unsigned long)(irq_ptr->input_qs[0]->slib);
  2686. if (init_data->no_output_qs)
  2687. irq_ptr->qib.osliba=(unsigned long)(irq_ptr->output_qs[0]->slib);
  2688. memcpy(irq_ptr->qib.ebcnam,init_data->adapter_name,8);
  2689. qdio_set_impl_params(irq_ptr,init_data->qib_param_field_format,
  2690. init_data->qib_param_field,
  2691. init_data->no_input_qs,
  2692. init_data->no_output_qs,
  2693. init_data->input_slib_elements,
  2694. init_data->output_slib_elements);
  2695. /* first input descriptors, then output descriptors */
  2696. is_iqdio = (init_data->q_format == QDIO_IQDIO_QFMT) ? 1 : 0;
  2697. for (i=0;i<init_data->no_input_qs;i++)
  2698. qdio_allocate_fill_input_desc(irq_ptr, i, is_iqdio);
  2699. for (i=0;i<init_data->no_output_qs;i++)
  2700. qdio_allocate_fill_output_desc(irq_ptr, i,
  2701. init_data->no_input_qs,
  2702. is_iqdio);
  2703. /* qdr, qib, sls, slsbs, slibs, sbales filled. */
  2704. /* get qdio commands */
  2705. ciw = ccw_device_get_ciw(init_data->cdev, CIW_TYPE_EQUEUE);
  2706. if (!ciw) {
  2707. QDIO_DBF_TEXT2(1,setup,"no eq");
  2708. QDIO_PRINT_INFO("No equeue CIW found for QDIO commands. "
  2709. "Trying to use default.\n");
  2710. } else
  2711. irq_ptr->equeue = *ciw;
  2712. ciw = ccw_device_get_ciw(init_data->cdev, CIW_TYPE_AQUEUE);
  2713. if (!ciw) {
  2714. QDIO_DBF_TEXT2(1,setup,"no aq");
  2715. QDIO_PRINT_INFO("No aqueue CIW found for QDIO commands. "
  2716. "Trying to use default.\n");
  2717. } else
  2718. irq_ptr->aqueue = *ciw;
  2719. /* Set new interrupt handler. */
  2720. irq_ptr->original_int_handler = init_data->cdev->handler;
  2721. init_data->cdev->handler = qdio_handler;
  2722. return 0;
  2723. }
  2724. int
  2725. qdio_establish(struct qdio_initialize *init_data)
  2726. {
  2727. struct qdio_irq *irq_ptr;
  2728. unsigned long saveflags;
  2729. int result, result2;
  2730. struct ccw_device *cdev;
  2731. char dbf_text[20];
  2732. cdev=init_data->cdev;
  2733. irq_ptr = cdev->private->qdio_data;
  2734. if (!irq_ptr)
  2735. return -EINVAL;
  2736. if (cdev->private->state != DEV_STATE_ONLINE)
  2737. return -EINVAL;
  2738. down(&irq_ptr->setting_up_sema);
  2739. qdio_fill_irq(init_data);
  2740. /* the thinint CHSC stuff */
  2741. if (irq_ptr->is_thinint_irq) {
  2742. result = tiqdio_set_subchannel_ind(irq_ptr,0);
  2743. if (result) {
  2744. up(&irq_ptr->setting_up_sema);
  2745. qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
  2746. return result;
  2747. }
  2748. tiqdio_set_delay_target(irq_ptr,TIQDIO_DELAY_TARGET);
  2749. }
  2750. sprintf(dbf_text,"qest%4x",cdev->private->schid.sch_no);
  2751. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2752. QDIO_DBF_TEXT0(0,trace,dbf_text);
  2753. /* establish q */
  2754. irq_ptr->ccw.cmd_code=irq_ptr->equeue.cmd;
  2755. irq_ptr->ccw.flags=CCW_FLAG_SLI;
  2756. irq_ptr->ccw.count=irq_ptr->equeue.count;
  2757. irq_ptr->ccw.cda=QDIO_GET_ADDR(irq_ptr->qdr);
  2758. spin_lock_irqsave(get_ccwdev_lock(cdev),saveflags);
  2759. ccw_device_set_options_mask(cdev, 0);
  2760. result=ccw_device_start_timeout(cdev,&irq_ptr->ccw,
  2761. QDIO_DOING_ESTABLISH,0, 0,
  2762. QDIO_ESTABLISH_TIMEOUT);
  2763. if (result) {
  2764. result2=ccw_device_start_timeout(cdev,&irq_ptr->ccw,
  2765. QDIO_DOING_ESTABLISH,0,0,
  2766. QDIO_ESTABLISH_TIMEOUT);
  2767. sprintf(dbf_text,"eq:io%4x",result);
  2768. QDIO_DBF_TEXT2(1,setup,dbf_text);
  2769. if (result2) {
  2770. sprintf(dbf_text,"eq:io%4x",result);
  2771. QDIO_DBF_TEXT2(1,setup,dbf_text);
  2772. }
  2773. QDIO_PRINT_WARN("establish queues on irq 0.%x.%04x: do_IO " \
  2774. "returned %i, next try returned %i\n",
  2775. irq_ptr->schid.ssid, irq_ptr->schid.sch_no,
  2776. result, result2);
  2777. result=result2;
  2778. if (result)
  2779. ccw_device_set_timeout(cdev, 0);
  2780. }
  2781. spin_unlock_irqrestore(get_ccwdev_lock(cdev),saveflags);
  2782. if (result) {
  2783. up(&irq_ptr->setting_up_sema);
  2784. qdio_shutdown(cdev,QDIO_FLAG_CLEANUP_USING_CLEAR);
  2785. return result;
  2786. }
  2787. /* Timeout is cared for already by using ccw_device_start_timeout(). */
  2788. wait_event_interruptible(cdev->private->wait_q,
  2789. irq_ptr->state == QDIO_IRQ_STATE_ESTABLISHED ||
  2790. irq_ptr->state == QDIO_IRQ_STATE_ERR);
  2791. if (irq_ptr->state == QDIO_IRQ_STATE_ESTABLISHED)
  2792. result = 0;
  2793. else {
  2794. up(&irq_ptr->setting_up_sema);
  2795. qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
  2796. return -EIO;
  2797. }
  2798. qdio_get_ssqd_information(irq_ptr);
  2799. /* if this gets set once, we're running under VM and can omit SVSes */
  2800. if (irq_ptr->qdioac&CHSC_FLAG_SIGA_SYNC_NECESSARY)
  2801. omit_svs=1;
  2802. sprintf(dbf_text,"qdioac%2x",irq_ptr->qdioac);
  2803. QDIO_DBF_TEXT2(0,setup,dbf_text);
  2804. sprintf(dbf_text,"qib ac%2x",irq_ptr->qib.ac);
  2805. QDIO_DBF_TEXT2(0,setup,dbf_text);
  2806. irq_ptr->hydra_gives_outbound_pcis=
  2807. irq_ptr->qib.ac&QIB_AC_OUTBOUND_PCI_SUPPORTED;
  2808. irq_ptr->sync_done_on_outb_pcis=
  2809. irq_ptr->qdioac&CHSC_FLAG_SIGA_SYNC_DONE_ON_OUTB_PCIS;
  2810. qdio_initialize_set_siga_flags_input(irq_ptr);
  2811. qdio_initialize_set_siga_flags_output(irq_ptr);
  2812. up(&irq_ptr->setting_up_sema);
  2813. return result;
  2814. }
  2815. int
  2816. qdio_activate(struct ccw_device *cdev, int flags)
  2817. {
  2818. struct qdio_irq *irq_ptr;
  2819. int i,result=0,result2;
  2820. unsigned long saveflags;
  2821. char dbf_text[20]; /* see qdio_initialize */
  2822. irq_ptr = cdev->private->qdio_data;
  2823. if (!irq_ptr)
  2824. return -ENODEV;
  2825. if (cdev->private->state != DEV_STATE_ONLINE)
  2826. return -EINVAL;
  2827. down(&irq_ptr->setting_up_sema);
  2828. if (irq_ptr->state==QDIO_IRQ_STATE_INACTIVE) {
  2829. result=-EBUSY;
  2830. goto out;
  2831. }
  2832. sprintf(dbf_text,"qact%4x", irq_ptr->schid.sch_no);
  2833. QDIO_DBF_TEXT2(0,setup,dbf_text);
  2834. QDIO_DBF_TEXT2(0,trace,dbf_text);
  2835. /* activate q */
  2836. irq_ptr->ccw.cmd_code=irq_ptr->aqueue.cmd;
  2837. irq_ptr->ccw.flags=CCW_FLAG_SLI;
  2838. irq_ptr->ccw.count=irq_ptr->aqueue.count;
  2839. irq_ptr->ccw.cda=QDIO_GET_ADDR(0);
  2840. spin_lock_irqsave(get_ccwdev_lock(cdev),saveflags);
  2841. ccw_device_set_timeout(cdev, 0);
  2842. ccw_device_set_options(cdev, CCWDEV_REPORT_ALL);
  2843. result=ccw_device_start(cdev,&irq_ptr->ccw,QDIO_DOING_ACTIVATE,
  2844. 0, DOIO_DENY_PREFETCH);
  2845. if (result) {
  2846. result2=ccw_device_start(cdev,&irq_ptr->ccw,
  2847. QDIO_DOING_ACTIVATE,0,0);
  2848. sprintf(dbf_text,"aq:io%4x",result);
  2849. QDIO_DBF_TEXT2(1,setup,dbf_text);
  2850. if (result2) {
  2851. sprintf(dbf_text,"aq:io%4x",result);
  2852. QDIO_DBF_TEXT2(1,setup,dbf_text);
  2853. }
  2854. QDIO_PRINT_WARN("activate queues on irq 0.%x.%04x: do_IO " \
  2855. "returned %i, next try returned %i\n",
  2856. irq_ptr->schid.ssid, irq_ptr->schid.sch_no,
  2857. result, result2);
  2858. result=result2;
  2859. }
  2860. spin_unlock_irqrestore(get_ccwdev_lock(cdev),saveflags);
  2861. if (result)
  2862. goto out;
  2863. for (i=0;i<irq_ptr->no_input_qs;i++) {
  2864. if (irq_ptr->is_thinint_irq) {
  2865. /*
  2866. * that way we know, that, if we will get interrupted
  2867. * by tiqdio_inbound_processing, qdio_unmark_q will
  2868. * not be called
  2869. */
  2870. qdio_reserve_q(irq_ptr->input_qs[i]);
  2871. qdio_mark_tiq(irq_ptr->input_qs[i]);
  2872. qdio_release_q(irq_ptr->input_qs[i]);
  2873. }
  2874. }
  2875. if (flags&QDIO_FLAG_NO_INPUT_INTERRUPT_CONTEXT) {
  2876. for (i=0;i<irq_ptr->no_input_qs;i++) {
  2877. irq_ptr->input_qs[i]->is_input_q|=
  2878. QDIO_FLAG_NO_INPUT_INTERRUPT_CONTEXT;
  2879. }
  2880. }
  2881. wait_event_interruptible_timeout(cdev->private->wait_q,
  2882. ((irq_ptr->state ==
  2883. QDIO_IRQ_STATE_STOPPED) ||
  2884. (irq_ptr->state ==
  2885. QDIO_IRQ_STATE_ERR)),
  2886. QDIO_ACTIVATE_TIMEOUT);
  2887. switch (irq_ptr->state) {
  2888. case QDIO_IRQ_STATE_STOPPED:
  2889. case QDIO_IRQ_STATE_ERR:
  2890. up(&irq_ptr->setting_up_sema);
  2891. qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
  2892. down(&irq_ptr->setting_up_sema);
  2893. result = -EIO;
  2894. break;
  2895. default:
  2896. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ACTIVE);
  2897. result = 0;
  2898. }
  2899. out:
  2900. up(&irq_ptr->setting_up_sema);
  2901. return result;
  2902. }
  2903. /* buffers filled forwards again to make Rick happy */
  2904. static void
  2905. qdio_do_qdio_fill_input(struct qdio_q *q, unsigned int qidx,
  2906. unsigned int count, struct qdio_buffer *buffers)
  2907. {
  2908. struct qdio_irq *irq = (struct qdio_irq *) q->irq_ptr;
  2909. int tmp = 0;
  2910. qidx &= (QDIO_MAX_BUFFERS_PER_Q - 1);
  2911. if (irq->is_qebsm) {
  2912. while (count) {
  2913. tmp = set_slsb(q, &qidx, SLSB_CU_INPUT_EMPTY, &count);
  2914. if (!tmp)
  2915. return;
  2916. }
  2917. return;
  2918. }
  2919. for (;;) {
  2920. set_slsb(q, &qidx, SLSB_CU_INPUT_EMPTY, &count);
  2921. count--;
  2922. if (!count) break;
  2923. qidx = (qidx + 1) & (QDIO_MAX_BUFFERS_PER_Q - 1);
  2924. }
  2925. }
  2926. static void
  2927. qdio_do_qdio_fill_output(struct qdio_q *q, unsigned int qidx,
  2928. unsigned int count, struct qdio_buffer *buffers)
  2929. {
  2930. struct qdio_irq *irq = (struct qdio_irq *) q->irq_ptr;
  2931. int tmp = 0;
  2932. qidx &= (QDIO_MAX_BUFFERS_PER_Q - 1);
  2933. if (irq->is_qebsm) {
  2934. while (count) {
  2935. tmp = set_slsb(q, &qidx, SLSB_CU_OUTPUT_PRIMED, &count);
  2936. if (!tmp)
  2937. return;
  2938. }
  2939. return;
  2940. }
  2941. for (;;) {
  2942. set_slsb(q, &qidx, SLSB_CU_OUTPUT_PRIMED, &count);
  2943. count--;
  2944. if (!count) break;
  2945. qidx = (qidx + 1) & (QDIO_MAX_BUFFERS_PER_Q - 1);
  2946. }
  2947. }
  2948. static void
  2949. do_qdio_handle_inbound(struct qdio_q *q, unsigned int callflags,
  2950. unsigned int qidx, unsigned int count,
  2951. struct qdio_buffer *buffers)
  2952. {
  2953. int used_elements;
  2954. /* This is the inbound handling of queues */
  2955. used_elements=atomic_add_return(count, &q->number_of_buffers_used) - count;
  2956. qdio_do_qdio_fill_input(q,qidx,count,buffers);
  2957. if ((used_elements+count==QDIO_MAX_BUFFERS_PER_Q)&&
  2958. (callflags&QDIO_FLAG_UNDER_INTERRUPT))
  2959. atomic_xchg(&q->polling,0);
  2960. if (used_elements)
  2961. return;
  2962. if (callflags&QDIO_FLAG_DONT_SIGA)
  2963. return;
  2964. if (q->siga_in) {
  2965. int result;
  2966. result=qdio_siga_input(q);
  2967. if (result) {
  2968. if (q->siga_error)
  2969. q->error_status_flags|=
  2970. QDIO_STATUS_MORE_THAN_ONE_SIGA_ERROR;
  2971. q->error_status_flags|=QDIO_STATUS_LOOK_FOR_ERROR;
  2972. q->siga_error=result;
  2973. }
  2974. }
  2975. qdio_mark_q(q);
  2976. }
  2977. static void
  2978. do_qdio_handle_outbound(struct qdio_q *q, unsigned int callflags,
  2979. unsigned int qidx, unsigned int count,
  2980. struct qdio_buffer *buffers)
  2981. {
  2982. int used_elements;
  2983. unsigned int cnt, start_buf;
  2984. unsigned char state = 0;
  2985. struct qdio_irq *irq = (struct qdio_irq *) q->irq_ptr;
  2986. /* This is the outbound handling of queues */
  2987. qdio_do_qdio_fill_output(q,qidx,count,buffers);
  2988. used_elements=atomic_add_return(count, &q->number_of_buffers_used) - count;
  2989. if (callflags&QDIO_FLAG_DONT_SIGA) {
  2990. qdio_perf_stat_inc(&perf_stats.outbound_cnt);
  2991. return;
  2992. }
  2993. if (callflags & QDIO_FLAG_PCI_OUT)
  2994. q->is_pci_out = 1;
  2995. else
  2996. q->is_pci_out = 0;
  2997. if (q->is_iqdio_q) {
  2998. /* one siga for every sbal */
  2999. while (count--)
  3000. qdio_kick_outbound_q(q);
  3001. __qdio_outbound_processing(q);
  3002. } else {
  3003. /* under VM, we do a SIGA sync unconditionally */
  3004. SYNC_MEMORY;
  3005. else {
  3006. /*
  3007. * w/o shadow queues (else branch of
  3008. * SYNC_MEMORY :-/ ), we try to
  3009. * fast-requeue buffers
  3010. */
  3011. if (irq->is_qebsm) {
  3012. cnt = 1;
  3013. start_buf = ((qidx+QDIO_MAX_BUFFERS_PER_Q-1) &
  3014. (QDIO_MAX_BUFFERS_PER_Q-1));
  3015. qdio_do_eqbs(q, &state, &start_buf, &cnt);
  3016. } else
  3017. state = q->slsb.acc.val[(qidx+QDIO_MAX_BUFFERS_PER_Q-1)
  3018. &(QDIO_MAX_BUFFERS_PER_Q-1) ];
  3019. if (state != SLSB_CU_OUTPUT_PRIMED) {
  3020. qdio_kick_outbound_q(q);
  3021. } else {
  3022. QDIO_DBF_TEXT3(0,trace, "fast-req");
  3023. qdio_perf_stat_inc(&perf_stats.fast_reqs);
  3024. }
  3025. }
  3026. /*
  3027. * only marking the q could take too long,
  3028. * the upper layer module could do a lot of
  3029. * traffic in that time
  3030. */
  3031. __qdio_outbound_processing(q);
  3032. }
  3033. qdio_perf_stat_inc(&perf_stats.outbound_cnt);
  3034. }
  3035. /* count must be 1 in iqdio */
  3036. int
  3037. do_QDIO(struct ccw_device *cdev,unsigned int callflags,
  3038. unsigned int queue_number, unsigned int qidx,
  3039. unsigned int count,struct qdio_buffer *buffers)
  3040. {
  3041. struct qdio_irq *irq_ptr;
  3042. #ifdef CONFIG_QDIO_DEBUG
  3043. char dbf_text[20];
  3044. sprintf(dbf_text,"doQD%04x",cdev->private->schid.sch_no);
  3045. QDIO_DBF_TEXT3(0,trace,dbf_text);
  3046. #endif /* CONFIG_QDIO_DEBUG */
  3047. if ( (qidx>QDIO_MAX_BUFFERS_PER_Q) ||
  3048. (count>QDIO_MAX_BUFFERS_PER_Q) ||
  3049. (queue_number>QDIO_MAX_QUEUES_PER_IRQ) )
  3050. return -EINVAL;
  3051. if (count==0)
  3052. return 0;
  3053. irq_ptr = cdev->private->qdio_data;
  3054. if (!irq_ptr)
  3055. return -ENODEV;
  3056. #ifdef CONFIG_QDIO_DEBUG
  3057. if (callflags&QDIO_FLAG_SYNC_INPUT)
  3058. QDIO_DBF_HEX3(0,trace,&irq_ptr->input_qs[queue_number],
  3059. sizeof(void*));
  3060. else
  3061. QDIO_DBF_HEX3(0,trace,&irq_ptr->output_qs[queue_number],
  3062. sizeof(void*));
  3063. sprintf(dbf_text,"flag%04x",callflags);
  3064. QDIO_DBF_TEXT3(0,trace,dbf_text);
  3065. sprintf(dbf_text,"qi%02xct%02x",qidx,count);
  3066. QDIO_DBF_TEXT3(0,trace,dbf_text);
  3067. #endif /* CONFIG_QDIO_DEBUG */
  3068. if (irq_ptr->state!=QDIO_IRQ_STATE_ACTIVE)
  3069. return -EBUSY;
  3070. if (callflags&QDIO_FLAG_SYNC_INPUT)
  3071. do_qdio_handle_inbound(irq_ptr->input_qs[queue_number],
  3072. callflags, qidx, count, buffers);
  3073. else if (callflags&QDIO_FLAG_SYNC_OUTPUT)
  3074. do_qdio_handle_outbound(irq_ptr->output_qs[queue_number],
  3075. callflags, qidx, count, buffers);
  3076. else {
  3077. QDIO_DBF_TEXT3(1,trace,"doQD:inv");
  3078. return -EINVAL;
  3079. }
  3080. return 0;
  3081. }
  3082. static int
  3083. qdio_perf_procfile_read(char *buffer, char **buffer_location, off_t offset,
  3084. int buffer_length, int *eof, void *data)
  3085. {
  3086. int c=0;
  3087. /* we are always called with buffer_length=4k, so we all
  3088. deliver on the first read */
  3089. if (offset>0)
  3090. return 0;
  3091. #define _OUTP_IT(x...) c+=sprintf(buffer+c,x)
  3092. #ifdef CONFIG_64BIT
  3093. _OUTP_IT("Number of tasklet runs (total) : %li\n",
  3094. (long)atomic64_read(&perf_stats.tl_runs));
  3095. _OUTP_IT("Inbound tasklet runs tried/retried : %li/%li\n",
  3096. (long)atomic64_read(&perf_stats.inbound_tl_runs),
  3097. (long)atomic64_read(&perf_stats.inbound_tl_runs_resched));
  3098. _OUTP_IT("Inbound-thin tasklet runs tried/retried : %li/%li\n",
  3099. (long)atomic64_read(&perf_stats.inbound_thin_tl_runs),
  3100. (long)atomic64_read(&perf_stats.inbound_thin_tl_runs_resched));
  3101. _OUTP_IT("Outbound tasklet runs tried/retried : %li/%li\n",
  3102. (long)atomic64_read(&perf_stats.outbound_tl_runs),
  3103. (long)atomic64_read(&perf_stats.outbound_tl_runs_resched));
  3104. _OUTP_IT("\n");
  3105. _OUTP_IT("Number of SIGA sync's issued : %li\n",
  3106. (long)atomic64_read(&perf_stats.siga_syncs));
  3107. _OUTP_IT("Number of SIGA in's issued : %li\n",
  3108. (long)atomic64_read(&perf_stats.siga_ins));
  3109. _OUTP_IT("Number of SIGA out's issued : %li\n",
  3110. (long)atomic64_read(&perf_stats.siga_outs));
  3111. _OUTP_IT("Number of PCIs caught : %li\n",
  3112. (long)atomic64_read(&perf_stats.pcis));
  3113. _OUTP_IT("Number of adapter interrupts caught : %li\n",
  3114. (long)atomic64_read(&perf_stats.thinints));
  3115. _OUTP_IT("Number of fast requeues (outg. SBALs w/o SIGA) : %li\n",
  3116. (long)atomic64_read(&perf_stats.fast_reqs));
  3117. _OUTP_IT("\n");
  3118. _OUTP_IT("Number of inbound transfers : %li\n",
  3119. (long)atomic64_read(&perf_stats.inbound_cnt));
  3120. _OUTP_IT("Number of do_QDIOs outbound : %li\n",
  3121. (long)atomic64_read(&perf_stats.outbound_cnt));
  3122. #else /* CONFIG_64BIT */
  3123. _OUTP_IT("Number of tasklet runs (total) : %i\n",
  3124. atomic_read(&perf_stats.tl_runs));
  3125. _OUTP_IT("Inbound tasklet runs tried/retried : %i/%i\n",
  3126. atomic_read(&perf_stats.inbound_tl_runs),
  3127. atomic_read(&perf_stats.inbound_tl_runs_resched));
  3128. _OUTP_IT("Inbound-thin tasklet runs tried/retried : %i/%i\n",
  3129. atomic_read(&perf_stats.inbound_thin_tl_runs),
  3130. atomic_read(&perf_stats.inbound_thin_tl_runs_resched));
  3131. _OUTP_IT("Outbound tasklet runs tried/retried : %i/%i\n",
  3132. atomic_read(&perf_stats.outbound_tl_runs),
  3133. atomic_read(&perf_stats.outbound_tl_runs_resched));
  3134. _OUTP_IT("\n");
  3135. _OUTP_IT("Number of SIGA sync's issued : %i\n",
  3136. atomic_read(&perf_stats.siga_syncs));
  3137. _OUTP_IT("Number of SIGA in's issued : %i\n",
  3138. atomic_read(&perf_stats.siga_ins));
  3139. _OUTP_IT("Number of SIGA out's issued : %i\n",
  3140. atomic_read(&perf_stats.siga_outs));
  3141. _OUTP_IT("Number of PCIs caught : %i\n",
  3142. atomic_read(&perf_stats.pcis));
  3143. _OUTP_IT("Number of adapter interrupts caught : %i\n",
  3144. atomic_read(&perf_stats.thinints));
  3145. _OUTP_IT("Number of fast requeues (outg. SBALs w/o SIGA) : %i\n",
  3146. atomic_read(&perf_stats.fast_reqs));
  3147. _OUTP_IT("\n");
  3148. _OUTP_IT("Number of inbound transfers : %i\n",
  3149. atomic_read(&perf_stats.inbound_cnt));
  3150. _OUTP_IT("Number of do_QDIOs outbound : %i\n",
  3151. atomic_read(&perf_stats.outbound_cnt));
  3152. #endif /* CONFIG_64BIT */
  3153. _OUTP_IT("\n");
  3154. return c;
  3155. }
  3156. static struct proc_dir_entry *qdio_perf_proc_file;
  3157. static void
  3158. qdio_add_procfs_entry(void)
  3159. {
  3160. proc_perf_file_registration=0;
  3161. qdio_perf_proc_file=create_proc_entry(QDIO_PERF,
  3162. S_IFREG|0444,&proc_root);
  3163. if (qdio_perf_proc_file) {
  3164. qdio_perf_proc_file->read_proc=&qdio_perf_procfile_read;
  3165. } else proc_perf_file_registration=-1;
  3166. if (proc_perf_file_registration)
  3167. QDIO_PRINT_WARN("was not able to register perf. " \
  3168. "proc-file (%i).\n",
  3169. proc_perf_file_registration);
  3170. }
  3171. static void
  3172. qdio_remove_procfs_entry(void)
  3173. {
  3174. if (!proc_perf_file_registration) /* means if it went ok earlier */
  3175. remove_proc_entry(QDIO_PERF,&proc_root);
  3176. }
  3177. /**
  3178. * attributes in sysfs
  3179. *****************************************************************************/
  3180. static ssize_t
  3181. qdio_performance_stats_show(struct bus_type *bus, char *buf)
  3182. {
  3183. return sprintf(buf, "%i\n", qdio_performance_stats ? 1 : 0);
  3184. }
  3185. static ssize_t
  3186. qdio_performance_stats_store(struct bus_type *bus, const char *buf, size_t count)
  3187. {
  3188. char *tmp;
  3189. int i;
  3190. i = simple_strtoul(buf, &tmp, 16);
  3191. if ((i == 0) || (i == 1)) {
  3192. if (i == qdio_performance_stats)
  3193. return count;
  3194. qdio_performance_stats = i;
  3195. if (i==0) {
  3196. /* reset perf. stat. info */
  3197. #ifdef CONFIG_64BIT
  3198. atomic64_set(&perf_stats.tl_runs, 0);
  3199. atomic64_set(&perf_stats.outbound_tl_runs, 0);
  3200. atomic64_set(&perf_stats.inbound_tl_runs, 0);
  3201. atomic64_set(&perf_stats.inbound_tl_runs_resched, 0);
  3202. atomic64_set(&perf_stats.inbound_thin_tl_runs, 0);
  3203. atomic64_set(&perf_stats.inbound_thin_tl_runs_resched,
  3204. 0);
  3205. atomic64_set(&perf_stats.siga_outs, 0);
  3206. atomic64_set(&perf_stats.siga_ins, 0);
  3207. atomic64_set(&perf_stats.siga_syncs, 0);
  3208. atomic64_set(&perf_stats.pcis, 0);
  3209. atomic64_set(&perf_stats.thinints, 0);
  3210. atomic64_set(&perf_stats.fast_reqs, 0);
  3211. atomic64_set(&perf_stats.outbound_cnt, 0);
  3212. atomic64_set(&perf_stats.inbound_cnt, 0);
  3213. #else /* CONFIG_64BIT */
  3214. atomic_set(&perf_stats.tl_runs, 0);
  3215. atomic_set(&perf_stats.outbound_tl_runs, 0);
  3216. atomic_set(&perf_stats.inbound_tl_runs, 0);
  3217. atomic_set(&perf_stats.inbound_tl_runs_resched, 0);
  3218. atomic_set(&perf_stats.inbound_thin_tl_runs, 0);
  3219. atomic_set(&perf_stats.inbound_thin_tl_runs_resched, 0);
  3220. atomic_set(&perf_stats.siga_outs, 0);
  3221. atomic_set(&perf_stats.siga_ins, 0);
  3222. atomic_set(&perf_stats.siga_syncs, 0);
  3223. atomic_set(&perf_stats.pcis, 0);
  3224. atomic_set(&perf_stats.thinints, 0);
  3225. atomic_set(&perf_stats.fast_reqs, 0);
  3226. atomic_set(&perf_stats.outbound_cnt, 0);
  3227. atomic_set(&perf_stats.inbound_cnt, 0);
  3228. #endif /* CONFIG_64BIT */
  3229. }
  3230. } else {
  3231. QDIO_PRINT_ERR("QDIO performance_stats: write 0 or 1 to this file!\n");
  3232. return -EINVAL;
  3233. }
  3234. return count;
  3235. }
  3236. static BUS_ATTR(qdio_performance_stats, 0644, qdio_performance_stats_show,
  3237. qdio_performance_stats_store);
  3238. static void
  3239. tiqdio_register_thinints(void)
  3240. {
  3241. char dbf_text[20];
  3242. register_thinint_result=
  3243. s390_register_adapter_interrupt(&tiqdio_thinint_handler);
  3244. if (register_thinint_result) {
  3245. sprintf(dbf_text,"regthn%x",(register_thinint_result&0xff));
  3246. QDIO_DBF_TEXT0(0,setup,dbf_text);
  3247. QDIO_PRINT_ERR("failed to register adapter handler " \
  3248. "(rc=%i).\nAdapter interrupts might " \
  3249. "not work. Continuing.\n",
  3250. register_thinint_result);
  3251. }
  3252. }
  3253. static void
  3254. tiqdio_unregister_thinints(void)
  3255. {
  3256. if (!register_thinint_result)
  3257. s390_unregister_adapter_interrupt(&tiqdio_thinint_handler);
  3258. }
  3259. static int
  3260. qdio_get_qdio_memory(void)
  3261. {
  3262. int i;
  3263. indicator_used[0]=1;
  3264. for (i=1;i<INDICATORS_PER_CACHELINE;i++)
  3265. indicator_used[i]=0;
  3266. indicators = kzalloc(sizeof(__u32)*(INDICATORS_PER_CACHELINE),
  3267. GFP_KERNEL);
  3268. if (!indicators)
  3269. return -ENOMEM;
  3270. return 0;
  3271. }
  3272. static void
  3273. qdio_release_qdio_memory(void)
  3274. {
  3275. kfree(indicators);
  3276. }
  3277. static void
  3278. qdio_unregister_dbf_views(void)
  3279. {
  3280. if (qdio_dbf_setup)
  3281. debug_unregister(qdio_dbf_setup);
  3282. if (qdio_dbf_sbal)
  3283. debug_unregister(qdio_dbf_sbal);
  3284. if (qdio_dbf_sense)
  3285. debug_unregister(qdio_dbf_sense);
  3286. if (qdio_dbf_trace)
  3287. debug_unregister(qdio_dbf_trace);
  3288. #ifdef CONFIG_QDIO_DEBUG
  3289. if (qdio_dbf_slsb_out)
  3290. debug_unregister(qdio_dbf_slsb_out);
  3291. if (qdio_dbf_slsb_in)
  3292. debug_unregister(qdio_dbf_slsb_in);
  3293. #endif /* CONFIG_QDIO_DEBUG */
  3294. }
  3295. static int
  3296. qdio_register_dbf_views(void)
  3297. {
  3298. qdio_dbf_setup=debug_register(QDIO_DBF_SETUP_NAME,
  3299. QDIO_DBF_SETUP_PAGES,
  3300. QDIO_DBF_SETUP_NR_AREAS,
  3301. QDIO_DBF_SETUP_LEN);
  3302. if (!qdio_dbf_setup)
  3303. goto oom;
  3304. debug_register_view(qdio_dbf_setup,&debug_hex_ascii_view);
  3305. debug_set_level(qdio_dbf_setup,QDIO_DBF_SETUP_LEVEL);
  3306. qdio_dbf_sbal=debug_register(QDIO_DBF_SBAL_NAME,
  3307. QDIO_DBF_SBAL_PAGES,
  3308. QDIO_DBF_SBAL_NR_AREAS,
  3309. QDIO_DBF_SBAL_LEN);
  3310. if (!qdio_dbf_sbal)
  3311. goto oom;
  3312. debug_register_view(qdio_dbf_sbal,&debug_hex_ascii_view);
  3313. debug_set_level(qdio_dbf_sbal,QDIO_DBF_SBAL_LEVEL);
  3314. qdio_dbf_sense=debug_register(QDIO_DBF_SENSE_NAME,
  3315. QDIO_DBF_SENSE_PAGES,
  3316. QDIO_DBF_SENSE_NR_AREAS,
  3317. QDIO_DBF_SENSE_LEN);
  3318. if (!qdio_dbf_sense)
  3319. goto oom;
  3320. debug_register_view(qdio_dbf_sense,&debug_hex_ascii_view);
  3321. debug_set_level(qdio_dbf_sense,QDIO_DBF_SENSE_LEVEL);
  3322. qdio_dbf_trace=debug_register(QDIO_DBF_TRACE_NAME,
  3323. QDIO_DBF_TRACE_PAGES,
  3324. QDIO_DBF_TRACE_NR_AREAS,
  3325. QDIO_DBF_TRACE_LEN);
  3326. if (!qdio_dbf_trace)
  3327. goto oom;
  3328. debug_register_view(qdio_dbf_trace,&debug_hex_ascii_view);
  3329. debug_set_level(qdio_dbf_trace,QDIO_DBF_TRACE_LEVEL);
  3330. #ifdef CONFIG_QDIO_DEBUG
  3331. qdio_dbf_slsb_out=debug_register(QDIO_DBF_SLSB_OUT_NAME,
  3332. QDIO_DBF_SLSB_OUT_PAGES,
  3333. QDIO_DBF_SLSB_OUT_NR_AREAS,
  3334. QDIO_DBF_SLSB_OUT_LEN);
  3335. if (!qdio_dbf_slsb_out)
  3336. goto oom;
  3337. debug_register_view(qdio_dbf_slsb_out,&debug_hex_ascii_view);
  3338. debug_set_level(qdio_dbf_slsb_out,QDIO_DBF_SLSB_OUT_LEVEL);
  3339. qdio_dbf_slsb_in=debug_register(QDIO_DBF_SLSB_IN_NAME,
  3340. QDIO_DBF_SLSB_IN_PAGES,
  3341. QDIO_DBF_SLSB_IN_NR_AREAS,
  3342. QDIO_DBF_SLSB_IN_LEN);
  3343. if (!qdio_dbf_slsb_in)
  3344. goto oom;
  3345. debug_register_view(qdio_dbf_slsb_in,&debug_hex_ascii_view);
  3346. debug_set_level(qdio_dbf_slsb_in,QDIO_DBF_SLSB_IN_LEVEL);
  3347. #endif /* CONFIG_QDIO_DEBUG */
  3348. return 0;
  3349. oom:
  3350. QDIO_PRINT_ERR("not enough memory for dbf.\n");
  3351. qdio_unregister_dbf_views();
  3352. return -ENOMEM;
  3353. }
  3354. static void *qdio_mempool_alloc(gfp_t gfp_mask, void *size)
  3355. {
  3356. return (void *) get_zeroed_page(gfp_mask|GFP_DMA);
  3357. }
  3358. static void qdio_mempool_free(void *element, void *size)
  3359. {
  3360. free_page((unsigned long) element);
  3361. }
  3362. static int __init
  3363. init_QDIO(void)
  3364. {
  3365. int res;
  3366. void *ptr;
  3367. printk("qdio: loading %s\n",version);
  3368. res=qdio_get_qdio_memory();
  3369. if (res)
  3370. return res;
  3371. qdio_q_cache = kmem_cache_create("qdio_q", sizeof(struct qdio_q),
  3372. 256, 0, NULL);
  3373. if (!qdio_q_cache) {
  3374. qdio_release_qdio_memory();
  3375. return -ENOMEM;
  3376. }
  3377. res = qdio_register_dbf_views();
  3378. if (res) {
  3379. kmem_cache_destroy(qdio_q_cache);
  3380. qdio_release_qdio_memory();
  3381. return res;
  3382. }
  3383. QDIO_DBF_TEXT0(0,setup,"initQDIO");
  3384. res = bus_create_file(&ccw_bus_type, &bus_attr_qdio_performance_stats);
  3385. memset((void*)&perf_stats,0,sizeof(perf_stats));
  3386. QDIO_DBF_TEXT0(0,setup,"perfstat");
  3387. ptr=&perf_stats;
  3388. QDIO_DBF_HEX0(0,setup,&ptr,sizeof(void*));
  3389. qdio_add_procfs_entry();
  3390. qdio_mempool_scssc = mempool_create(QDIO_MEMPOOL_SCSSC_ELEMENTS,
  3391. qdio_mempool_alloc,
  3392. qdio_mempool_free, NULL);
  3393. if (tiqdio_check_chsc_availability())
  3394. QDIO_PRINT_ERR("Not all CHSCs supported. Continuing.\n");
  3395. tiqdio_register_thinints();
  3396. return 0;
  3397. }
  3398. static void __exit
  3399. cleanup_QDIO(void)
  3400. {
  3401. tiqdio_unregister_thinints();
  3402. qdio_remove_procfs_entry();
  3403. qdio_release_qdio_memory();
  3404. qdio_unregister_dbf_views();
  3405. mempool_destroy(qdio_mempool_scssc);
  3406. kmem_cache_destroy(qdio_q_cache);
  3407. bus_remove_file(&ccw_bus_type, &bus_attr_qdio_performance_stats);
  3408. printk("qdio: %s: module removed\n",version);
  3409. }
  3410. module_init(init_QDIO);
  3411. module_exit(cleanup_QDIO);
  3412. EXPORT_SYMBOL(qdio_allocate);
  3413. EXPORT_SYMBOL(qdio_establish);
  3414. EXPORT_SYMBOL(qdio_initialize);
  3415. EXPORT_SYMBOL(qdio_activate);
  3416. EXPORT_SYMBOL(do_QDIO);
  3417. EXPORT_SYMBOL(qdio_shutdown);
  3418. EXPORT_SYMBOL(qdio_free);
  3419. EXPORT_SYMBOL(qdio_cleanup);
  3420. EXPORT_SYMBOL(qdio_synchronize);