core.c 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581
  1. /*
  2. * Copyright (C) 2006, Rusty Russell <rusty@rustcorp.com.au> IBM Corporation.
  3. * Copyright (C) 2007, Jes Sorensen <jes@sgi.com> SGI.
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation; either version 2 of the License, or
  8. * (at your option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
  13. * NON INFRINGEMENT. See the GNU General Public License for more
  14. * details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  19. */
  20. #include <linux/kernel.h>
  21. #include <linux/start_kernel.h>
  22. #include <linux/string.h>
  23. #include <linux/console.h>
  24. #include <linux/screen_info.h>
  25. #include <linux/irq.h>
  26. #include <linux/interrupt.h>
  27. #include <linux/clocksource.h>
  28. #include <linux/clockchips.h>
  29. #include <linux/cpu.h>
  30. #include <linux/lguest.h>
  31. #include <linux/lguest_launcher.h>
  32. #include <asm/paravirt.h>
  33. #include <asm/param.h>
  34. #include <asm/page.h>
  35. #include <asm/pgtable.h>
  36. #include <asm/desc.h>
  37. #include <asm/setup.h>
  38. #include <asm/lguest.h>
  39. #include <asm/uaccess.h>
  40. #include <asm/i387.h>
  41. #include "../lg.h"
  42. static int cpu_had_pge;
  43. static struct {
  44. unsigned long offset;
  45. unsigned short segment;
  46. } lguest_entry;
  47. /* Offset from where switcher.S was compiled to where we've copied it */
  48. static unsigned long switcher_offset(void)
  49. {
  50. return SWITCHER_ADDR - (unsigned long)start_switcher_text;
  51. }
  52. /* This cpu's struct lguest_pages. */
  53. static struct lguest_pages *lguest_pages(unsigned int cpu)
  54. {
  55. return &(((struct lguest_pages *)
  56. (SWITCHER_ADDR + SHARED_SWITCHER_PAGES*PAGE_SIZE))[cpu]);
  57. }
  58. static DEFINE_PER_CPU(struct lguest *, last_guest);
  59. /*S:010
  60. * We approach the Switcher.
  61. *
  62. * Remember that each CPU has two pages which are visible to the Guest when it
  63. * runs on that CPU. This has to contain the state for that Guest: we copy the
  64. * state in just before we run the Guest.
  65. *
  66. * Each Guest has "changed" flags which indicate what has changed in the Guest
  67. * since it last ran. We saw this set in interrupts_and_traps.c and
  68. * segments.c.
  69. */
  70. static void copy_in_guest_info(struct lguest *lg, struct lguest_pages *pages)
  71. {
  72. /* Copying all this data can be quite expensive. We usually run the
  73. * same Guest we ran last time (and that Guest hasn't run anywhere else
  74. * meanwhile). If that's not the case, we pretend everything in the
  75. * Guest has changed. */
  76. if (__get_cpu_var(last_guest) != lg || lg->last_pages != pages) {
  77. __get_cpu_var(last_guest) = lg;
  78. lg->last_pages = pages;
  79. lg->changed = CHANGED_ALL;
  80. }
  81. /* These copies are pretty cheap, so we do them unconditionally: */
  82. /* Save the current Host top-level page directory. */
  83. pages->state.host_cr3 = __pa(current->mm->pgd);
  84. /* Set up the Guest's page tables to see this CPU's pages (and no
  85. * other CPU's pages). */
  86. map_switcher_in_guest(lg, pages);
  87. /* Set up the two "TSS" members which tell the CPU what stack to use
  88. * for traps which do directly into the Guest (ie. traps at privilege
  89. * level 1). */
  90. pages->state.guest_tss.esp1 = lg->esp1;
  91. pages->state.guest_tss.ss1 = lg->ss1;
  92. /* Copy direct-to-Guest trap entries. */
  93. if (lg->changed & CHANGED_IDT)
  94. copy_traps(lg, pages->state.guest_idt, default_idt_entries);
  95. /* Copy all GDT entries which the Guest can change. */
  96. if (lg->changed & CHANGED_GDT)
  97. copy_gdt(lg, pages->state.guest_gdt);
  98. /* If only the TLS entries have changed, copy them. */
  99. else if (lg->changed & CHANGED_GDT_TLS)
  100. copy_gdt_tls(lg, pages->state.guest_gdt);
  101. /* Mark the Guest as unchanged for next time. */
  102. lg->changed = 0;
  103. }
  104. /* Finally: the code to actually call into the Switcher to run the Guest. */
  105. static void run_guest_once(struct lguest *lg, struct lguest_pages *pages)
  106. {
  107. /* This is a dummy value we need for GCC's sake. */
  108. unsigned int clobber;
  109. /* Copy the guest-specific information into this CPU's "struct
  110. * lguest_pages". */
  111. copy_in_guest_info(lg, pages);
  112. /* Set the trap number to 256 (impossible value). If we fault while
  113. * switching to the Guest (bad segment registers or bug), this will
  114. * cause us to abort the Guest. */
  115. lg->regs->trapnum = 256;
  116. /* Now: we push the "eflags" register on the stack, then do an "lcall".
  117. * This is how we change from using the kernel code segment to using
  118. * the dedicated lguest code segment, as well as jumping into the
  119. * Switcher.
  120. *
  121. * The lcall also pushes the old code segment (KERNEL_CS) onto the
  122. * stack, then the address of this call. This stack layout happens to
  123. * exactly match the stack layout created by an interrupt... */
  124. asm volatile("pushf; lcall *lguest_entry"
  125. /* This is how we tell GCC that %eax ("a") and %ebx ("b")
  126. * are changed by this routine. The "=" means output. */
  127. : "=a"(clobber), "=b"(clobber)
  128. /* %eax contains the pages pointer. ("0" refers to the
  129. * 0-th argument above, ie "a"). %ebx contains the
  130. * physical address of the Guest's top-level page
  131. * directory. */
  132. : "0"(pages), "1"(__pa(lg->pgdirs[lg->pgdidx].pgdir))
  133. /* We tell gcc that all these registers could change,
  134. * which means we don't have to save and restore them in
  135. * the Switcher. */
  136. : "memory", "%edx", "%ecx", "%edi", "%esi");
  137. }
  138. /*:*/
  139. /*M:002 There are hooks in the scheduler which we can register to tell when we
  140. * get kicked off the CPU (preempt_notifier_register()). This would allow us
  141. * to lazily disable SYSENTER which would regain some performance, and should
  142. * also simplify copy_in_guest_info(). Note that we'd still need to restore
  143. * things when we exit to Launcher userspace, but that's fairly easy.
  144. *
  145. * The hooks were designed for KVM, but we can also put them to good use. :*/
  146. /*H:040 This is the i386-specific code to setup and run the Guest. Interrupts
  147. * are disabled: we own the CPU. */
  148. void lguest_arch_run_guest(struct lguest *lg)
  149. {
  150. /* Remember the awfully-named TS bit? If the Guest has asked to set it
  151. * we set it now, so we can trap and pass that trap to the Guest if it
  152. * uses the FPU. */
  153. if (lg->ts)
  154. lguest_set_ts();
  155. /* SYSENTER is an optimized way of doing system calls. We can't allow
  156. * it because it always jumps to privilege level 0. A normal Guest
  157. * won't try it because we don't advertise it in CPUID, but a malicious
  158. * Guest (or malicious Guest userspace program) could, so we tell the
  159. * CPU to disable it before running the Guest. */
  160. if (boot_cpu_has(X86_FEATURE_SEP))
  161. wrmsr(MSR_IA32_SYSENTER_CS, 0, 0);
  162. /* Now we actually run the Guest. It will return when something
  163. * interesting happens, and we can examine its registers to see what it
  164. * was doing. */
  165. run_guest_once(lg, lguest_pages(raw_smp_processor_id()));
  166. /* Note that the "regs" pointer contains two extra entries which are
  167. * not really registers: a trap number which says what interrupt or
  168. * trap made the switcher code come back, and an error code which some
  169. * traps set. */
  170. /* If the Guest page faulted, then the cr2 register will tell us the
  171. * bad virtual address. We have to grab this now, because once we
  172. * re-enable interrupts an interrupt could fault and thus overwrite
  173. * cr2, or we could even move off to a different CPU. */
  174. if (lg->regs->trapnum == 14)
  175. lg->arch.last_pagefault = read_cr2();
  176. /* Similarly, if we took a trap because the Guest used the FPU,
  177. * we have to restore the FPU it expects to see. */
  178. else if (lg->regs->trapnum == 7)
  179. math_state_restore();
  180. /* Restore SYSENTER if it's supposed to be on. */
  181. if (boot_cpu_has(X86_FEATURE_SEP))
  182. wrmsr(MSR_IA32_SYSENTER_CS, __KERNEL_CS, 0);
  183. }
  184. /*H:130 Now we've examined the hypercall code; our Guest can make requests.
  185. * Our Guest is usually so well behaved; it never tries to do things it isn't
  186. * allowed to, and uses hypercalls instead. Unfortunately, Linux's paravirtual
  187. * infrastructure isn't quite complete, because it doesn't contain replacements
  188. * for the Intel I/O instructions. As a result, the Guest sometimes fumbles
  189. * across one during the boot process as it probes for various things which are
  190. * usually attached to a PC.
  191. *
  192. * When the Guest uses one of these instructions, we get a trap (General
  193. * Protection Fault) and come here. We see if it's one of those troublesome
  194. * instructions and skip over it. We return true if we did. */
  195. static int emulate_insn(struct lguest *lg)
  196. {
  197. u8 insn;
  198. unsigned int insnlen = 0, in = 0, shift = 0;
  199. /* The eip contains the *virtual* address of the Guest's instruction:
  200. * guest_pa just subtracts the Guest's page_offset. */
  201. unsigned long physaddr = guest_pa(lg, lg->regs->eip);
  202. /* This must be the Guest kernel trying to do something, not userspace!
  203. * The bottom two bits of the CS segment register are the privilege
  204. * level. */
  205. if ((lg->regs->cs & 3) != GUEST_PL)
  206. return 0;
  207. /* Decoding x86 instructions is icky. */
  208. insn = lgread(lg, physaddr, u8);
  209. /* 0x66 is an "operand prefix". It means it's using the upper 16 bits
  210. of the eax register. */
  211. if (insn == 0x66) {
  212. shift = 16;
  213. /* The instruction is 1 byte so far, read the next byte. */
  214. insnlen = 1;
  215. insn = lgread(lg, physaddr + insnlen, u8);
  216. }
  217. /* We can ignore the lower bit for the moment and decode the 4 opcodes
  218. * we need to emulate. */
  219. switch (insn & 0xFE) {
  220. case 0xE4: /* in <next byte>,%al */
  221. insnlen += 2;
  222. in = 1;
  223. break;
  224. case 0xEC: /* in (%dx),%al */
  225. insnlen += 1;
  226. in = 1;
  227. break;
  228. case 0xE6: /* out %al,<next byte> */
  229. insnlen += 2;
  230. break;
  231. case 0xEE: /* out %al,(%dx) */
  232. insnlen += 1;
  233. break;
  234. default:
  235. /* OK, we don't know what this is, can't emulate. */
  236. return 0;
  237. }
  238. /* If it was an "IN" instruction, they expect the result to be read
  239. * into %eax, so we change %eax. We always return all-ones, which
  240. * traditionally means "there's nothing there". */
  241. if (in) {
  242. /* Lower bit tells is whether it's a 16 or 32 bit access */
  243. if (insn & 0x1)
  244. lg->regs->eax = 0xFFFFFFFF;
  245. else
  246. lg->regs->eax |= (0xFFFF << shift);
  247. }
  248. /* Finally, we've "done" the instruction, so move past it. */
  249. lg->regs->eip += insnlen;
  250. /* Success! */
  251. return 1;
  252. }
  253. /*H:050 Once we've re-enabled interrupts, we look at why the Guest exited. */
  254. void lguest_arch_handle_trap(struct lguest *lg)
  255. {
  256. switch (lg->regs->trapnum) {
  257. case 13: /* We've intercepted a General Protection Fault. */
  258. /* Check if this was one of those annoying IN or OUT
  259. * instructions which we need to emulate. If so, we just go
  260. * back into the Guest after we've done it. */
  261. if (lg->regs->errcode == 0) {
  262. if (emulate_insn(lg))
  263. return;
  264. }
  265. break;
  266. case 14: /* We've intercepted a Page Fault. */
  267. /* The Guest accessed a virtual address that wasn't mapped.
  268. * This happens a lot: we don't actually set up most of the
  269. * page tables for the Guest at all when we start: as it runs
  270. * it asks for more and more, and we set them up as
  271. * required. In this case, we don't even tell the Guest that
  272. * the fault happened.
  273. *
  274. * The errcode tells whether this was a read or a write, and
  275. * whether kernel or userspace code. */
  276. if (demand_page(lg, lg->arch.last_pagefault, lg->regs->errcode))
  277. return;
  278. /* OK, it's really not there (or not OK): the Guest needs to
  279. * know. We write out the cr2 value so it knows where the
  280. * fault occurred.
  281. *
  282. * Note that if the Guest were really messed up, this could
  283. * happen before it's done the LHCALL_LGUEST_INIT hypercall, so
  284. * lg->lguest_data could be NULL */
  285. if (lg->lguest_data &&
  286. put_user(lg->arch.last_pagefault, &lg->lguest_data->cr2))
  287. kill_guest(lg, "Writing cr2");
  288. break;
  289. case 7: /* We've intercepted a Device Not Available fault. */
  290. /* If the Guest doesn't want to know, we already restored the
  291. * Floating Point Unit, so we just continue without telling
  292. * it. */
  293. if (!lg->ts)
  294. return;
  295. break;
  296. case 32 ... 255:
  297. /* These values mean a real interrupt occurred, in which case
  298. * the Host handler has already been run. We just do a
  299. * friendly check if another process should now be run, then
  300. * return to run the Guest again */
  301. cond_resched();
  302. return;
  303. case LGUEST_TRAP_ENTRY:
  304. /* Our 'struct hcall_args' maps directly over our regs: we set
  305. * up the pointer now to indicate a hypercall is pending. */
  306. lg->hcall = (struct hcall_args *)lg->regs;
  307. return;
  308. }
  309. /* We didn't handle the trap, so it needs to go to the Guest. */
  310. if (!deliver_trap(lg, lg->regs->trapnum))
  311. /* If the Guest doesn't have a handler (either it hasn't
  312. * registered any yet, or it's one of the faults we don't let
  313. * it handle), it dies with a cryptic error message. */
  314. kill_guest(lg, "unhandled trap %li at %#lx (%#lx)",
  315. lg->regs->trapnum, lg->regs->eip,
  316. lg->regs->trapnum == 14 ? lg->arch.last_pagefault
  317. : lg->regs->errcode);
  318. }
  319. /* Now we can look at each of the routines this calls, in increasing order of
  320. * complexity: do_hypercalls(), emulate_insn(), maybe_do_interrupt(),
  321. * deliver_trap() and demand_page(). After all those, we'll be ready to
  322. * examine the Switcher, and our philosophical understanding of the Host/Guest
  323. * duality will be complete. :*/
  324. static void adjust_pge(void *on)
  325. {
  326. if (on)
  327. write_cr4(read_cr4() | X86_CR4_PGE);
  328. else
  329. write_cr4(read_cr4() & ~X86_CR4_PGE);
  330. }
  331. /*H:020 Now the Switcher is mapped and every thing else is ready, we need to do
  332. * some more i386-specific initialization. */
  333. void __init lguest_arch_host_init(void)
  334. {
  335. int i;
  336. /* Most of the i386/switcher.S doesn't care that it's been moved; on
  337. * Intel, jumps are relative, and it doesn't access any references to
  338. * external code or data.
  339. *
  340. * The only exception is the interrupt handlers in switcher.S: their
  341. * addresses are placed in a table (default_idt_entries), so we need to
  342. * update the table with the new addresses. switcher_offset() is a
  343. * convenience function which returns the distance between the builtin
  344. * switcher code and the high-mapped copy we just made. */
  345. for (i = 0; i < IDT_ENTRIES; i++)
  346. default_idt_entries[i] += switcher_offset();
  347. /*
  348. * Set up the Switcher's per-cpu areas.
  349. *
  350. * Each CPU gets two pages of its own within the high-mapped region
  351. * (aka. "struct lguest_pages"). Much of this can be initialized now,
  352. * but some depends on what Guest we are running (which is set up in
  353. * copy_in_guest_info()).
  354. */
  355. for_each_possible_cpu(i) {
  356. /* lguest_pages() returns this CPU's two pages. */
  357. struct lguest_pages *pages = lguest_pages(i);
  358. /* This is a convenience pointer to make the code fit one
  359. * statement to a line. */
  360. struct lguest_ro_state *state = &pages->state;
  361. /* The Global Descriptor Table: the Host has a different one
  362. * for each CPU. We keep a descriptor for the GDT which says
  363. * where it is and how big it is (the size is actually the last
  364. * byte, not the size, hence the "-1"). */
  365. state->host_gdt_desc.size = GDT_SIZE-1;
  366. state->host_gdt_desc.address = (long)get_cpu_gdt_table(i);
  367. /* All CPUs on the Host use the same Interrupt Descriptor
  368. * Table, so we just use store_idt(), which gets this CPU's IDT
  369. * descriptor. */
  370. store_idt(&state->host_idt_desc);
  371. /* The descriptors for the Guest's GDT and IDT can be filled
  372. * out now, too. We copy the GDT & IDT into ->guest_gdt and
  373. * ->guest_idt before actually running the Guest. */
  374. state->guest_idt_desc.size = sizeof(state->guest_idt)-1;
  375. state->guest_idt_desc.address = (long)&state->guest_idt;
  376. state->guest_gdt_desc.size = sizeof(state->guest_gdt)-1;
  377. state->guest_gdt_desc.address = (long)&state->guest_gdt;
  378. /* We know where we want the stack to be when the Guest enters
  379. * the switcher: in pages->regs. The stack grows upwards, so
  380. * we start it at the end of that structure. */
  381. state->guest_tss.esp0 = (long)(&pages->regs + 1);
  382. /* And this is the GDT entry to use for the stack: we keep a
  383. * couple of special LGUEST entries. */
  384. state->guest_tss.ss0 = LGUEST_DS;
  385. /* x86 can have a finegrained bitmap which indicates what I/O
  386. * ports the process can use. We set it to the end of our
  387. * structure, meaning "none". */
  388. state->guest_tss.io_bitmap_base = sizeof(state->guest_tss);
  389. /* Some GDT entries are the same across all Guests, so we can
  390. * set them up now. */
  391. setup_default_gdt_entries(state);
  392. /* Most IDT entries are the same for all Guests, too.*/
  393. setup_default_idt_entries(state, default_idt_entries);
  394. /* The Host needs to be able to use the LGUEST segments on this
  395. * CPU, too, so put them in the Host GDT. */
  396. get_cpu_gdt_table(i)[GDT_ENTRY_LGUEST_CS] = FULL_EXEC_SEGMENT;
  397. get_cpu_gdt_table(i)[GDT_ENTRY_LGUEST_DS] = FULL_SEGMENT;
  398. }
  399. /* In the Switcher, we want the %cs segment register to use the
  400. * LGUEST_CS GDT entry: we've put that in the Host and Guest GDTs, so
  401. * it will be undisturbed when we switch. To change %cs and jump we
  402. * need this structure to feed to Intel's "lcall" instruction. */
  403. lguest_entry.offset = (long)switch_to_guest + switcher_offset();
  404. lguest_entry.segment = LGUEST_CS;
  405. /* Finally, we need to turn off "Page Global Enable". PGE is an
  406. * optimization where page table entries are specially marked to show
  407. * they never change. The Host kernel marks all the kernel pages this
  408. * way because it's always present, even when userspace is running.
  409. *
  410. * Lguest breaks this: unbeknownst to the rest of the Host kernel, we
  411. * switch to the Guest kernel. If you don't disable this on all CPUs,
  412. * you'll get really weird bugs that you'll chase for two days.
  413. *
  414. * I used to turn PGE off every time we switched to the Guest and back
  415. * on when we return, but that slowed the Switcher down noticibly. */
  416. /* We don't need the complexity of CPUs coming and going while we're
  417. * doing this. */
  418. get_online_cpus();
  419. if (cpu_has_pge) { /* We have a broader idea of "global". */
  420. /* Remember that this was originally set (for cleanup). */
  421. cpu_had_pge = 1;
  422. /* adjust_pge is a helper function which sets or unsets the PGE
  423. * bit on its CPU, depending on the argument (0 == unset). */
  424. on_each_cpu(adjust_pge, (void *)0, 0, 1);
  425. /* Turn off the feature in the global feature set. */
  426. clear_bit(X86_FEATURE_PGE, boot_cpu_data.x86_capability);
  427. }
  428. put_online_cpus();
  429. };
  430. /*:*/
  431. void __exit lguest_arch_host_fini(void)
  432. {
  433. /* If we had PGE before we started, turn it back on now. */
  434. get_online_cpus();
  435. if (cpu_had_pge) {
  436. set_bit(X86_FEATURE_PGE, boot_cpu_data.x86_capability);
  437. /* adjust_pge's argument "1" means set PGE. */
  438. on_each_cpu(adjust_pge, (void *)1, 0, 1);
  439. }
  440. put_online_cpus();
  441. }
  442. /*H:122 The i386-specific hypercalls simply farm out to the right functions. */
  443. int lguest_arch_do_hcall(struct lguest *lg, struct hcall_args *args)
  444. {
  445. switch (args->arg0) {
  446. case LHCALL_LOAD_GDT:
  447. load_guest_gdt(lg, args->arg1, args->arg2);
  448. break;
  449. case LHCALL_LOAD_IDT_ENTRY:
  450. load_guest_idt_entry(lg, args->arg1, args->arg2, args->arg3);
  451. break;
  452. case LHCALL_LOAD_TLS:
  453. guest_load_tls(lg, args->arg1);
  454. break;
  455. default:
  456. /* Bad Guest. Bad! */
  457. return -EIO;
  458. }
  459. return 0;
  460. }
  461. /*H:126 i386-specific hypercall initialization: */
  462. int lguest_arch_init_hypercalls(struct lguest *lg)
  463. {
  464. u32 tsc_speed;
  465. /* The pointer to the Guest's "struct lguest_data" is the only
  466. * argument. We check that address now. */
  467. if (!lguest_address_ok(lg, lg->hcall->arg1, sizeof(*lg->lguest_data)))
  468. return -EFAULT;
  469. /* Having checked it, we simply set lg->lguest_data to point straight
  470. * into the Launcher's memory at the right place and then use
  471. * copy_to_user/from_user from now on, instead of lgread/write. I put
  472. * this in to show that I'm not immune to writing stupid
  473. * optimizations. */
  474. lg->lguest_data = lg->mem_base + lg->hcall->arg1;
  475. /* We insist that the Time Stamp Counter exist and doesn't change with
  476. * cpu frequency. Some devious chip manufacturers decided that TSC
  477. * changes could be handled in software. I decided that time going
  478. * backwards might be good for benchmarks, but it's bad for users.
  479. *
  480. * We also insist that the TSC be stable: the kernel detects unreliable
  481. * TSCs for its own purposes, and we use that here. */
  482. if (boot_cpu_has(X86_FEATURE_CONSTANT_TSC) && !check_tsc_unstable())
  483. tsc_speed = tsc_khz;
  484. else
  485. tsc_speed = 0;
  486. if (put_user(tsc_speed, &lg->lguest_data->tsc_khz))
  487. return -EFAULT;
  488. /* The interrupt code might not like the system call vector. */
  489. if (!check_syscall_vector(lg))
  490. kill_guest(lg, "bad syscall vector");
  491. return 0;
  492. }
  493. /*L:030 lguest_arch_setup_regs()
  494. *
  495. * Most of the Guest's registers are left alone: we used get_zeroed_page() to
  496. * allocate the structure, so they will be 0. */
  497. void lguest_arch_setup_regs(struct lguest *lg, unsigned long start)
  498. {
  499. struct lguest_regs *regs = lg->regs;
  500. /* There are four "segment" registers which the Guest needs to boot:
  501. * The "code segment" register (cs) refers to the kernel code segment
  502. * __KERNEL_CS, and the "data", "extra" and "stack" segment registers
  503. * refer to the kernel data segment __KERNEL_DS.
  504. *
  505. * The privilege level is packed into the lower bits. The Guest runs
  506. * at privilege level 1 (GUEST_PL).*/
  507. regs->ds = regs->es = regs->ss = __KERNEL_DS|GUEST_PL;
  508. regs->cs = __KERNEL_CS|GUEST_PL;
  509. /* The "eflags" register contains miscellaneous flags. Bit 1 (0x002)
  510. * is supposed to always be "1". Bit 9 (0x200) controls whether
  511. * interrupts are enabled. We always leave interrupts enabled while
  512. * running the Guest. */
  513. regs->eflags = X86_EFLAGS_IF | 0x2;
  514. /* The "Extended Instruction Pointer" register says where the Guest is
  515. * running. */
  516. regs->eip = start;
  517. /* %esi points to our boot information, at physical address 0, so don't
  518. * touch it. */
  519. /* There are a couple of GDT entries the Guest expects when first
  520. * booting. */
  521. setup_guest_gdt(lg);
  522. }