ehca_irq.c 23 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916
  1. /*
  2. * IBM eServer eHCA Infiniband device driver for Linux on POWER
  3. *
  4. * Functions for EQs, NEQs and interrupts
  5. *
  6. * Authors: Heiko J Schick <schickhj@de.ibm.com>
  7. * Khadija Souissi <souissi@de.ibm.com>
  8. * Hoang-Nam Nguyen <hnguyen@de.ibm.com>
  9. * Joachim Fenkes <fenkes@de.ibm.com>
  10. *
  11. * Copyright (c) 2005 IBM Corporation
  12. *
  13. * All rights reserved.
  14. *
  15. * This source code is distributed under a dual license of GPL v2.0 and OpenIB
  16. * BSD.
  17. *
  18. * OpenIB BSD License
  19. *
  20. * Redistribution and use in source and binary forms, with or without
  21. * modification, are permitted provided that the following conditions are met:
  22. *
  23. * Redistributions of source code must retain the above copyright notice, this
  24. * list of conditions and the following disclaimer.
  25. *
  26. * Redistributions in binary form must reproduce the above copyright notice,
  27. * this list of conditions and the following disclaimer in the documentation
  28. * and/or other materials
  29. * provided with the distribution.
  30. *
  31. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  32. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  33. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  34. * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  35. * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  36. * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  37. * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
  38. * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
  39. * IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  40. * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  41. * POSSIBILITY OF SUCH DAMAGE.
  42. */
  43. #include "ehca_classes.h"
  44. #include "ehca_irq.h"
  45. #include "ehca_iverbs.h"
  46. #include "ehca_tools.h"
  47. #include "hcp_if.h"
  48. #include "hipz_fns.h"
  49. #include "ipz_pt_fn.h"
  50. #define EQE_COMPLETION_EVENT EHCA_BMASK_IBM( 1, 1)
  51. #define EQE_CQ_QP_NUMBER EHCA_BMASK_IBM( 8, 31)
  52. #define EQE_EE_IDENTIFIER EHCA_BMASK_IBM( 2, 7)
  53. #define EQE_CQ_NUMBER EHCA_BMASK_IBM( 8, 31)
  54. #define EQE_QP_NUMBER EHCA_BMASK_IBM( 8, 31)
  55. #define EQE_QP_TOKEN EHCA_BMASK_IBM(32, 63)
  56. #define EQE_CQ_TOKEN EHCA_BMASK_IBM(32, 63)
  57. #define NEQE_COMPLETION_EVENT EHCA_BMASK_IBM( 1, 1)
  58. #define NEQE_EVENT_CODE EHCA_BMASK_IBM( 2, 7)
  59. #define NEQE_PORT_NUMBER EHCA_BMASK_IBM( 8, 15)
  60. #define NEQE_PORT_AVAILABILITY EHCA_BMASK_IBM(16, 16)
  61. #define NEQE_DISRUPTIVE EHCA_BMASK_IBM(16, 16)
  62. #define NEQE_SPECIFIC_EVENT EHCA_BMASK_IBM(16, 23)
  63. #define ERROR_DATA_LENGTH EHCA_BMASK_IBM(52, 63)
  64. #define ERROR_DATA_TYPE EHCA_BMASK_IBM( 0, 7)
  65. static void queue_comp_task(struct ehca_cq *__cq);
  66. static struct ehca_comp_pool *pool;
  67. static inline void comp_event_callback(struct ehca_cq *cq)
  68. {
  69. if (!cq->ib_cq.comp_handler)
  70. return;
  71. spin_lock(&cq->cb_lock);
  72. cq->ib_cq.comp_handler(&cq->ib_cq, cq->ib_cq.cq_context);
  73. spin_unlock(&cq->cb_lock);
  74. return;
  75. }
  76. static void print_error_data(struct ehca_shca *shca, void *data,
  77. u64 *rblock, int length)
  78. {
  79. u64 type = EHCA_BMASK_GET(ERROR_DATA_TYPE, rblock[2]);
  80. u64 resource = rblock[1];
  81. switch (type) {
  82. case 0x1: /* Queue Pair */
  83. {
  84. struct ehca_qp *qp = (struct ehca_qp *)data;
  85. /* only print error data if AER is set */
  86. if (rblock[6] == 0)
  87. return;
  88. ehca_err(&shca->ib_device,
  89. "QP 0x%x (resource=%lx) has errors.",
  90. qp->ib_qp.qp_num, resource);
  91. break;
  92. }
  93. case 0x4: /* Completion Queue */
  94. {
  95. struct ehca_cq *cq = (struct ehca_cq *)data;
  96. ehca_err(&shca->ib_device,
  97. "CQ 0x%x (resource=%lx) has errors.",
  98. cq->cq_number, resource);
  99. break;
  100. }
  101. default:
  102. ehca_err(&shca->ib_device,
  103. "Unknown error type: %lx on %s.",
  104. type, shca->ib_device.name);
  105. break;
  106. }
  107. ehca_err(&shca->ib_device, "Error data is available: %lx.", resource);
  108. ehca_err(&shca->ib_device, "EHCA ----- error data begin "
  109. "---------------------------------------------------");
  110. ehca_dmp(rblock, length, "resource=%lx", resource);
  111. ehca_err(&shca->ib_device, "EHCA ----- error data end "
  112. "----------------------------------------------------");
  113. return;
  114. }
  115. int ehca_error_data(struct ehca_shca *shca, void *data,
  116. u64 resource)
  117. {
  118. unsigned long ret;
  119. u64 *rblock;
  120. unsigned long block_count;
  121. rblock = ehca_alloc_fw_ctrlblock(GFP_ATOMIC);
  122. if (!rblock) {
  123. ehca_err(&shca->ib_device, "Cannot allocate rblock memory.");
  124. ret = -ENOMEM;
  125. goto error_data1;
  126. }
  127. /* rblock must be 4K aligned and should be 4K large */
  128. ret = hipz_h_error_data(shca->ipz_hca_handle,
  129. resource,
  130. rblock,
  131. &block_count);
  132. if (ret == H_R_STATE)
  133. ehca_err(&shca->ib_device,
  134. "No error data is available: %lx.", resource);
  135. else if (ret == H_SUCCESS) {
  136. int length;
  137. length = EHCA_BMASK_GET(ERROR_DATA_LENGTH, rblock[0]);
  138. if (length > EHCA_PAGESIZE)
  139. length = EHCA_PAGESIZE;
  140. print_error_data(shca, data, rblock, length);
  141. } else
  142. ehca_err(&shca->ib_device,
  143. "Error data could not be fetched: %lx", resource);
  144. ehca_free_fw_ctrlblock(rblock);
  145. error_data1:
  146. return ret;
  147. }
  148. static void dispatch_qp_event(struct ehca_shca *shca, struct ehca_qp *qp,
  149. enum ib_event_type event_type)
  150. {
  151. struct ib_event event;
  152. event.device = &shca->ib_device;
  153. event.event = event_type;
  154. if (qp->ext_type == EQPT_SRQ) {
  155. if (!qp->ib_srq.event_handler)
  156. return;
  157. event.element.srq = &qp->ib_srq;
  158. qp->ib_srq.event_handler(&event, qp->ib_srq.srq_context);
  159. } else {
  160. if (!qp->ib_qp.event_handler)
  161. return;
  162. event.element.qp = &qp->ib_qp;
  163. qp->ib_qp.event_handler(&event, qp->ib_qp.qp_context);
  164. }
  165. }
  166. static void qp_event_callback(struct ehca_shca *shca, u64 eqe,
  167. enum ib_event_type event_type, int fatal)
  168. {
  169. struct ehca_qp *qp;
  170. u32 token = EHCA_BMASK_GET(EQE_QP_TOKEN, eqe);
  171. read_lock(&ehca_qp_idr_lock);
  172. qp = idr_find(&ehca_qp_idr, token);
  173. read_unlock(&ehca_qp_idr_lock);
  174. if (!qp)
  175. return;
  176. if (fatal)
  177. ehca_error_data(shca, qp, qp->ipz_qp_handle.handle);
  178. dispatch_qp_event(shca, qp, fatal && qp->ext_type == EQPT_SRQ ?
  179. IB_EVENT_SRQ_ERR : event_type);
  180. /*
  181. * eHCA only processes one WQE at a time for SRQ base QPs,
  182. * so the last WQE has been processed as soon as the QP enters
  183. * error state.
  184. */
  185. if (fatal && qp->ext_type == EQPT_SRQBASE)
  186. dispatch_qp_event(shca, qp, IB_EVENT_QP_LAST_WQE_REACHED);
  187. return;
  188. }
  189. static void cq_event_callback(struct ehca_shca *shca,
  190. u64 eqe)
  191. {
  192. struct ehca_cq *cq;
  193. u32 token = EHCA_BMASK_GET(EQE_CQ_TOKEN, eqe);
  194. read_lock(&ehca_cq_idr_lock);
  195. cq = idr_find(&ehca_cq_idr, token);
  196. if (cq)
  197. atomic_inc(&cq->nr_events);
  198. read_unlock(&ehca_cq_idr_lock);
  199. if (!cq)
  200. return;
  201. ehca_error_data(shca, cq, cq->ipz_cq_handle.handle);
  202. if (atomic_dec_and_test(&cq->nr_events))
  203. wake_up(&cq->wait_completion);
  204. return;
  205. }
  206. static void parse_identifier(struct ehca_shca *shca, u64 eqe)
  207. {
  208. u8 identifier = EHCA_BMASK_GET(EQE_EE_IDENTIFIER, eqe);
  209. switch (identifier) {
  210. case 0x02: /* path migrated */
  211. qp_event_callback(shca, eqe, IB_EVENT_PATH_MIG, 0);
  212. break;
  213. case 0x03: /* communication established */
  214. qp_event_callback(shca, eqe, IB_EVENT_COMM_EST, 0);
  215. break;
  216. case 0x04: /* send queue drained */
  217. qp_event_callback(shca, eqe, IB_EVENT_SQ_DRAINED, 0);
  218. break;
  219. case 0x05: /* QP error */
  220. case 0x06: /* QP error */
  221. qp_event_callback(shca, eqe, IB_EVENT_QP_FATAL, 1);
  222. break;
  223. case 0x07: /* CQ error */
  224. case 0x08: /* CQ error */
  225. cq_event_callback(shca, eqe);
  226. break;
  227. case 0x09: /* MRMWPTE error */
  228. ehca_err(&shca->ib_device, "MRMWPTE error.");
  229. break;
  230. case 0x0A: /* port event */
  231. ehca_err(&shca->ib_device, "Port event.");
  232. break;
  233. case 0x0B: /* MR access error */
  234. ehca_err(&shca->ib_device, "MR access error.");
  235. break;
  236. case 0x0C: /* EQ error */
  237. ehca_err(&shca->ib_device, "EQ error.");
  238. break;
  239. case 0x0D: /* P/Q_Key mismatch */
  240. ehca_err(&shca->ib_device, "P/Q_Key mismatch.");
  241. break;
  242. case 0x10: /* sampling complete */
  243. ehca_err(&shca->ib_device, "Sampling complete.");
  244. break;
  245. case 0x11: /* unaffiliated access error */
  246. ehca_err(&shca->ib_device, "Unaffiliated access error.");
  247. break;
  248. case 0x12: /* path migrating */
  249. ehca_err(&shca->ib_device, "Path migrating.");
  250. break;
  251. case 0x13: /* interface trace stopped */
  252. ehca_err(&shca->ib_device, "Interface trace stopped.");
  253. break;
  254. case 0x14: /* first error capture info available */
  255. ehca_info(&shca->ib_device, "First error capture available");
  256. break;
  257. case 0x15: /* SRQ limit reached */
  258. qp_event_callback(shca, eqe, IB_EVENT_SRQ_LIMIT_REACHED, 0);
  259. break;
  260. default:
  261. ehca_err(&shca->ib_device, "Unknown identifier: %x on %s.",
  262. identifier, shca->ib_device.name);
  263. break;
  264. }
  265. return;
  266. }
  267. static void dispatch_port_event(struct ehca_shca *shca, int port_num,
  268. enum ib_event_type type, const char *msg)
  269. {
  270. struct ib_event event;
  271. ehca_info(&shca->ib_device, "port %d %s.", port_num, msg);
  272. event.device = &shca->ib_device;
  273. event.event = type;
  274. event.element.port_num = port_num;
  275. ib_dispatch_event(&event);
  276. }
  277. static void notify_port_conf_change(struct ehca_shca *shca, int port_num)
  278. {
  279. struct ehca_sma_attr new_attr;
  280. struct ehca_sma_attr *old_attr = &shca->sport[port_num - 1].saved_attr;
  281. ehca_query_sma_attr(shca, port_num, &new_attr);
  282. if (new_attr.sm_sl != old_attr->sm_sl ||
  283. new_attr.sm_lid != old_attr->sm_lid)
  284. dispatch_port_event(shca, port_num, IB_EVENT_SM_CHANGE,
  285. "SM changed");
  286. if (new_attr.lid != old_attr->lid ||
  287. new_attr.lmc != old_attr->lmc)
  288. dispatch_port_event(shca, port_num, IB_EVENT_LID_CHANGE,
  289. "LID changed");
  290. if (new_attr.pkey_tbl_len != old_attr->pkey_tbl_len ||
  291. memcmp(new_attr.pkeys, old_attr->pkeys,
  292. sizeof(u16) * new_attr.pkey_tbl_len))
  293. dispatch_port_event(shca, port_num, IB_EVENT_PKEY_CHANGE,
  294. "P_Key changed");
  295. *old_attr = new_attr;
  296. }
  297. static void parse_ec(struct ehca_shca *shca, u64 eqe)
  298. {
  299. u8 ec = EHCA_BMASK_GET(NEQE_EVENT_CODE, eqe);
  300. u8 port = EHCA_BMASK_GET(NEQE_PORT_NUMBER, eqe);
  301. u8 spec_event;
  302. struct ehca_sport *sport = &shca->sport[port - 1];
  303. unsigned long flags;
  304. switch (ec) {
  305. case 0x30: /* port availability change */
  306. if (EHCA_BMASK_GET(NEQE_PORT_AVAILABILITY, eqe)) {
  307. int suppress_event;
  308. /* replay modify_qp for sqps */
  309. spin_lock_irqsave(&sport->mod_sqp_lock, flags);
  310. suppress_event = !sport->ibqp_sqp[IB_QPT_GSI];
  311. if (sport->ibqp_sqp[IB_QPT_SMI])
  312. ehca_recover_sqp(sport->ibqp_sqp[IB_QPT_SMI]);
  313. if (!suppress_event)
  314. ehca_recover_sqp(sport->ibqp_sqp[IB_QPT_GSI]);
  315. spin_unlock_irqrestore(&sport->mod_sqp_lock, flags);
  316. /* AQP1 was destroyed, ignore this event */
  317. if (suppress_event)
  318. break;
  319. sport->port_state = IB_PORT_ACTIVE;
  320. dispatch_port_event(shca, port, IB_EVENT_PORT_ACTIVE,
  321. "is active");
  322. ehca_query_sma_attr(shca, port,
  323. &sport->saved_attr);
  324. } else {
  325. sport->port_state = IB_PORT_DOWN;
  326. dispatch_port_event(shca, port, IB_EVENT_PORT_ERR,
  327. "is inactive");
  328. }
  329. break;
  330. case 0x31:
  331. /* port configuration change
  332. * disruptive change is caused by
  333. * LID, PKEY or SM change
  334. */
  335. if (EHCA_BMASK_GET(NEQE_DISRUPTIVE, eqe)) {
  336. ehca_warn(&shca->ib_device, "disruptive port "
  337. "%d configuration change", port);
  338. sport->port_state = IB_PORT_DOWN;
  339. dispatch_port_event(shca, port, IB_EVENT_PORT_ERR,
  340. "is inactive");
  341. sport->port_state = IB_PORT_ACTIVE;
  342. dispatch_port_event(shca, port, IB_EVENT_PORT_ACTIVE,
  343. "is active");
  344. } else
  345. notify_port_conf_change(shca, port);
  346. break;
  347. case 0x32: /* adapter malfunction */
  348. ehca_err(&shca->ib_device, "Adapter malfunction.");
  349. break;
  350. case 0x33: /* trace stopped */
  351. ehca_err(&shca->ib_device, "Traced stopped.");
  352. break;
  353. case 0x34: /* util async event */
  354. spec_event = EHCA_BMASK_GET(NEQE_SPECIFIC_EVENT, eqe);
  355. if (spec_event == 0x80) /* client reregister required */
  356. dispatch_port_event(shca, port,
  357. IB_EVENT_CLIENT_REREGISTER,
  358. "client reregister req.");
  359. else
  360. ehca_warn(&shca->ib_device, "Unknown util async "
  361. "event %x on port %x", spec_event, port);
  362. break;
  363. default:
  364. ehca_err(&shca->ib_device, "Unknown event code: %x on %s.",
  365. ec, shca->ib_device.name);
  366. break;
  367. }
  368. return;
  369. }
  370. static inline void reset_eq_pending(struct ehca_cq *cq)
  371. {
  372. u64 CQx_EP;
  373. struct h_galpa gal = cq->galpas.kernel;
  374. hipz_galpa_store_cq(gal, cqx_ep, 0x0);
  375. CQx_EP = hipz_galpa_load(gal, CQTEMM_OFFSET(cqx_ep));
  376. return;
  377. }
  378. irqreturn_t ehca_interrupt_neq(int irq, void *dev_id)
  379. {
  380. struct ehca_shca *shca = (struct ehca_shca*)dev_id;
  381. tasklet_hi_schedule(&shca->neq.interrupt_task);
  382. return IRQ_HANDLED;
  383. }
  384. void ehca_tasklet_neq(unsigned long data)
  385. {
  386. struct ehca_shca *shca = (struct ehca_shca*)data;
  387. struct ehca_eqe *eqe;
  388. u64 ret;
  389. eqe = (struct ehca_eqe *)ehca_poll_eq(shca, &shca->neq);
  390. while (eqe) {
  391. if (!EHCA_BMASK_GET(NEQE_COMPLETION_EVENT, eqe->entry))
  392. parse_ec(shca, eqe->entry);
  393. eqe = (struct ehca_eqe *)ehca_poll_eq(shca, &shca->neq);
  394. }
  395. ret = hipz_h_reset_event(shca->ipz_hca_handle,
  396. shca->neq.ipz_eq_handle, 0xFFFFFFFFFFFFFFFFL);
  397. if (ret != H_SUCCESS)
  398. ehca_err(&shca->ib_device, "Can't clear notification events.");
  399. return;
  400. }
  401. irqreturn_t ehca_interrupt_eq(int irq, void *dev_id)
  402. {
  403. struct ehca_shca *shca = (struct ehca_shca*)dev_id;
  404. tasklet_hi_schedule(&shca->eq.interrupt_task);
  405. return IRQ_HANDLED;
  406. }
  407. static inline void process_eqe(struct ehca_shca *shca, struct ehca_eqe *eqe)
  408. {
  409. u64 eqe_value;
  410. u32 token;
  411. struct ehca_cq *cq;
  412. eqe_value = eqe->entry;
  413. ehca_dbg(&shca->ib_device, "eqe_value=%lx", eqe_value);
  414. if (EHCA_BMASK_GET(EQE_COMPLETION_EVENT, eqe_value)) {
  415. ehca_dbg(&shca->ib_device, "Got completion event");
  416. token = EHCA_BMASK_GET(EQE_CQ_TOKEN, eqe_value);
  417. read_lock(&ehca_cq_idr_lock);
  418. cq = idr_find(&ehca_cq_idr, token);
  419. if (cq)
  420. atomic_inc(&cq->nr_events);
  421. read_unlock(&ehca_cq_idr_lock);
  422. if (cq == NULL) {
  423. ehca_err(&shca->ib_device,
  424. "Invalid eqe for non-existing cq token=%x",
  425. token);
  426. return;
  427. }
  428. reset_eq_pending(cq);
  429. if (ehca_scaling_code)
  430. queue_comp_task(cq);
  431. else {
  432. comp_event_callback(cq);
  433. if (atomic_dec_and_test(&cq->nr_events))
  434. wake_up(&cq->wait_completion);
  435. }
  436. } else {
  437. ehca_dbg(&shca->ib_device, "Got non completion event");
  438. parse_identifier(shca, eqe_value);
  439. }
  440. }
  441. void ehca_process_eq(struct ehca_shca *shca, int is_irq)
  442. {
  443. struct ehca_eq *eq = &shca->eq;
  444. struct ehca_eqe_cache_entry *eqe_cache = eq->eqe_cache;
  445. u64 eqe_value;
  446. unsigned long flags;
  447. int eqe_cnt, i;
  448. int eq_empty = 0;
  449. spin_lock_irqsave(&eq->irq_spinlock, flags);
  450. if (is_irq) {
  451. const int max_query_cnt = 100;
  452. int query_cnt = 0;
  453. int int_state = 1;
  454. do {
  455. int_state = hipz_h_query_int_state(
  456. shca->ipz_hca_handle, eq->ist);
  457. query_cnt++;
  458. iosync();
  459. } while (int_state && query_cnt < max_query_cnt);
  460. if (unlikely((query_cnt == max_query_cnt)))
  461. ehca_dbg(&shca->ib_device, "int_state=%x query_cnt=%x",
  462. int_state, query_cnt);
  463. }
  464. /* read out all eqes */
  465. eqe_cnt = 0;
  466. do {
  467. u32 token;
  468. eqe_cache[eqe_cnt].eqe =
  469. (struct ehca_eqe *)ehca_poll_eq(shca, eq);
  470. if (!eqe_cache[eqe_cnt].eqe)
  471. break;
  472. eqe_value = eqe_cache[eqe_cnt].eqe->entry;
  473. if (EHCA_BMASK_GET(EQE_COMPLETION_EVENT, eqe_value)) {
  474. token = EHCA_BMASK_GET(EQE_CQ_TOKEN, eqe_value);
  475. read_lock(&ehca_cq_idr_lock);
  476. eqe_cache[eqe_cnt].cq = idr_find(&ehca_cq_idr, token);
  477. if (eqe_cache[eqe_cnt].cq)
  478. atomic_inc(&eqe_cache[eqe_cnt].cq->nr_events);
  479. read_unlock(&ehca_cq_idr_lock);
  480. if (!eqe_cache[eqe_cnt].cq) {
  481. ehca_err(&shca->ib_device,
  482. "Invalid eqe for non-existing cq "
  483. "token=%x", token);
  484. continue;
  485. }
  486. } else
  487. eqe_cache[eqe_cnt].cq = NULL;
  488. eqe_cnt++;
  489. } while (eqe_cnt < EHCA_EQE_CACHE_SIZE);
  490. if (!eqe_cnt) {
  491. if (is_irq)
  492. ehca_dbg(&shca->ib_device,
  493. "No eqe found for irq event");
  494. goto unlock_irq_spinlock;
  495. } else if (!is_irq)
  496. ehca_dbg(&shca->ib_device, "deadman found %x eqe", eqe_cnt);
  497. if (unlikely(eqe_cnt == EHCA_EQE_CACHE_SIZE))
  498. ehca_dbg(&shca->ib_device, "too many eqes for one irq event");
  499. /* enable irq for new packets */
  500. for (i = 0; i < eqe_cnt; i++) {
  501. if (eq->eqe_cache[i].cq)
  502. reset_eq_pending(eq->eqe_cache[i].cq);
  503. }
  504. /* check eq */
  505. spin_lock(&eq->spinlock);
  506. eq_empty = (!ipz_eqit_eq_peek_valid(&shca->eq.ipz_queue));
  507. spin_unlock(&eq->spinlock);
  508. /* call completion handler for cached eqes */
  509. for (i = 0; i < eqe_cnt; i++)
  510. if (eq->eqe_cache[i].cq) {
  511. if (ehca_scaling_code)
  512. queue_comp_task(eq->eqe_cache[i].cq);
  513. else {
  514. struct ehca_cq *cq = eq->eqe_cache[i].cq;
  515. comp_event_callback(cq);
  516. if (atomic_dec_and_test(&cq->nr_events))
  517. wake_up(&cq->wait_completion);
  518. }
  519. } else {
  520. ehca_dbg(&shca->ib_device, "Got non completion event");
  521. parse_identifier(shca, eq->eqe_cache[i].eqe->entry);
  522. }
  523. /* poll eq if not empty */
  524. if (eq_empty)
  525. goto unlock_irq_spinlock;
  526. do {
  527. struct ehca_eqe *eqe;
  528. eqe = (struct ehca_eqe *)ehca_poll_eq(shca, &shca->eq);
  529. if (!eqe)
  530. break;
  531. process_eqe(shca, eqe);
  532. } while (1);
  533. unlock_irq_spinlock:
  534. spin_unlock_irqrestore(&eq->irq_spinlock, flags);
  535. }
  536. void ehca_tasklet_eq(unsigned long data)
  537. {
  538. ehca_process_eq((struct ehca_shca*)data, 1);
  539. }
  540. static inline int find_next_online_cpu(struct ehca_comp_pool *pool)
  541. {
  542. int cpu;
  543. unsigned long flags;
  544. WARN_ON_ONCE(!in_interrupt());
  545. if (ehca_debug_level)
  546. ehca_dmp(&cpu_online_map, sizeof(cpumask_t), "");
  547. spin_lock_irqsave(&pool->last_cpu_lock, flags);
  548. cpu = next_cpu(pool->last_cpu, cpu_online_map);
  549. if (cpu == NR_CPUS)
  550. cpu = first_cpu(cpu_online_map);
  551. pool->last_cpu = cpu;
  552. spin_unlock_irqrestore(&pool->last_cpu_lock, flags);
  553. return cpu;
  554. }
  555. static void __queue_comp_task(struct ehca_cq *__cq,
  556. struct ehca_cpu_comp_task *cct)
  557. {
  558. unsigned long flags;
  559. spin_lock_irqsave(&cct->task_lock, flags);
  560. spin_lock(&__cq->task_lock);
  561. if (__cq->nr_callbacks == 0) {
  562. __cq->nr_callbacks++;
  563. list_add_tail(&__cq->entry, &cct->cq_list);
  564. cct->cq_jobs++;
  565. wake_up(&cct->wait_queue);
  566. } else
  567. __cq->nr_callbacks++;
  568. spin_unlock(&__cq->task_lock);
  569. spin_unlock_irqrestore(&cct->task_lock, flags);
  570. }
  571. static void queue_comp_task(struct ehca_cq *__cq)
  572. {
  573. int cpu_id;
  574. struct ehca_cpu_comp_task *cct;
  575. int cq_jobs;
  576. unsigned long flags;
  577. cpu_id = find_next_online_cpu(pool);
  578. BUG_ON(!cpu_online(cpu_id));
  579. cct = per_cpu_ptr(pool->cpu_comp_tasks, cpu_id);
  580. BUG_ON(!cct);
  581. spin_lock_irqsave(&cct->task_lock, flags);
  582. cq_jobs = cct->cq_jobs;
  583. spin_unlock_irqrestore(&cct->task_lock, flags);
  584. if (cq_jobs > 0) {
  585. cpu_id = find_next_online_cpu(pool);
  586. cct = per_cpu_ptr(pool->cpu_comp_tasks, cpu_id);
  587. BUG_ON(!cct);
  588. }
  589. __queue_comp_task(__cq, cct);
  590. }
  591. static void run_comp_task(struct ehca_cpu_comp_task *cct)
  592. {
  593. struct ehca_cq *cq;
  594. unsigned long flags;
  595. spin_lock_irqsave(&cct->task_lock, flags);
  596. while (!list_empty(&cct->cq_list)) {
  597. cq = list_entry(cct->cq_list.next, struct ehca_cq, entry);
  598. spin_unlock_irqrestore(&cct->task_lock, flags);
  599. comp_event_callback(cq);
  600. if (atomic_dec_and_test(&cq->nr_events))
  601. wake_up(&cq->wait_completion);
  602. spin_lock_irqsave(&cct->task_lock, flags);
  603. spin_lock(&cq->task_lock);
  604. cq->nr_callbacks--;
  605. if (!cq->nr_callbacks) {
  606. list_del_init(cct->cq_list.next);
  607. cct->cq_jobs--;
  608. }
  609. spin_unlock(&cq->task_lock);
  610. }
  611. spin_unlock_irqrestore(&cct->task_lock, flags);
  612. }
  613. static int comp_task(void *__cct)
  614. {
  615. struct ehca_cpu_comp_task *cct = __cct;
  616. int cql_empty;
  617. DECLARE_WAITQUEUE(wait, current);
  618. set_current_state(TASK_INTERRUPTIBLE);
  619. while (!kthread_should_stop()) {
  620. add_wait_queue(&cct->wait_queue, &wait);
  621. spin_lock_irq(&cct->task_lock);
  622. cql_empty = list_empty(&cct->cq_list);
  623. spin_unlock_irq(&cct->task_lock);
  624. if (cql_empty)
  625. schedule();
  626. else
  627. __set_current_state(TASK_RUNNING);
  628. remove_wait_queue(&cct->wait_queue, &wait);
  629. spin_lock_irq(&cct->task_lock);
  630. cql_empty = list_empty(&cct->cq_list);
  631. spin_unlock_irq(&cct->task_lock);
  632. if (!cql_empty)
  633. run_comp_task(__cct);
  634. set_current_state(TASK_INTERRUPTIBLE);
  635. }
  636. __set_current_state(TASK_RUNNING);
  637. return 0;
  638. }
  639. static struct task_struct *create_comp_task(struct ehca_comp_pool *pool,
  640. int cpu)
  641. {
  642. struct ehca_cpu_comp_task *cct;
  643. cct = per_cpu_ptr(pool->cpu_comp_tasks, cpu);
  644. spin_lock_init(&cct->task_lock);
  645. INIT_LIST_HEAD(&cct->cq_list);
  646. init_waitqueue_head(&cct->wait_queue);
  647. cct->task = kthread_create(comp_task, cct, "ehca_comp/%d", cpu);
  648. return cct->task;
  649. }
  650. static void destroy_comp_task(struct ehca_comp_pool *pool,
  651. int cpu)
  652. {
  653. struct ehca_cpu_comp_task *cct;
  654. struct task_struct *task;
  655. unsigned long flags_cct;
  656. cct = per_cpu_ptr(pool->cpu_comp_tasks, cpu);
  657. spin_lock_irqsave(&cct->task_lock, flags_cct);
  658. task = cct->task;
  659. cct->task = NULL;
  660. cct->cq_jobs = 0;
  661. spin_unlock_irqrestore(&cct->task_lock, flags_cct);
  662. if (task)
  663. kthread_stop(task);
  664. }
  665. static void __cpuinit take_over_work(struct ehca_comp_pool *pool, int cpu)
  666. {
  667. struct ehca_cpu_comp_task *cct = per_cpu_ptr(pool->cpu_comp_tasks, cpu);
  668. LIST_HEAD(list);
  669. struct ehca_cq *cq;
  670. unsigned long flags_cct;
  671. spin_lock_irqsave(&cct->task_lock, flags_cct);
  672. list_splice_init(&cct->cq_list, &list);
  673. while (!list_empty(&list)) {
  674. cq = list_entry(cct->cq_list.next, struct ehca_cq, entry);
  675. list_del(&cq->entry);
  676. __queue_comp_task(cq, per_cpu_ptr(pool->cpu_comp_tasks,
  677. smp_processor_id()));
  678. }
  679. spin_unlock_irqrestore(&cct->task_lock, flags_cct);
  680. }
  681. static int __cpuinit comp_pool_callback(struct notifier_block *nfb,
  682. unsigned long action,
  683. void *hcpu)
  684. {
  685. unsigned int cpu = (unsigned long)hcpu;
  686. struct ehca_cpu_comp_task *cct;
  687. switch (action) {
  688. case CPU_UP_PREPARE:
  689. case CPU_UP_PREPARE_FROZEN:
  690. ehca_gen_dbg("CPU: %x (CPU_PREPARE)", cpu);
  691. if (!create_comp_task(pool, cpu)) {
  692. ehca_gen_err("Can't create comp_task for cpu: %x", cpu);
  693. return NOTIFY_BAD;
  694. }
  695. break;
  696. case CPU_UP_CANCELED:
  697. case CPU_UP_CANCELED_FROZEN:
  698. ehca_gen_dbg("CPU: %x (CPU_CANCELED)", cpu);
  699. cct = per_cpu_ptr(pool->cpu_comp_tasks, cpu);
  700. kthread_bind(cct->task, any_online_cpu(cpu_online_map));
  701. destroy_comp_task(pool, cpu);
  702. break;
  703. case CPU_ONLINE:
  704. case CPU_ONLINE_FROZEN:
  705. ehca_gen_dbg("CPU: %x (CPU_ONLINE)", cpu);
  706. cct = per_cpu_ptr(pool->cpu_comp_tasks, cpu);
  707. kthread_bind(cct->task, cpu);
  708. wake_up_process(cct->task);
  709. break;
  710. case CPU_DOWN_PREPARE:
  711. case CPU_DOWN_PREPARE_FROZEN:
  712. ehca_gen_dbg("CPU: %x (CPU_DOWN_PREPARE)", cpu);
  713. break;
  714. case CPU_DOWN_FAILED:
  715. case CPU_DOWN_FAILED_FROZEN:
  716. ehca_gen_dbg("CPU: %x (CPU_DOWN_FAILED)", cpu);
  717. break;
  718. case CPU_DEAD:
  719. case CPU_DEAD_FROZEN:
  720. ehca_gen_dbg("CPU: %x (CPU_DEAD)", cpu);
  721. destroy_comp_task(pool, cpu);
  722. take_over_work(pool, cpu);
  723. break;
  724. }
  725. return NOTIFY_OK;
  726. }
  727. static struct notifier_block comp_pool_callback_nb __cpuinitdata = {
  728. .notifier_call = comp_pool_callback,
  729. .priority = 0,
  730. };
  731. int ehca_create_comp_pool(void)
  732. {
  733. int cpu;
  734. struct task_struct *task;
  735. if (!ehca_scaling_code)
  736. return 0;
  737. pool = kzalloc(sizeof(struct ehca_comp_pool), GFP_KERNEL);
  738. if (pool == NULL)
  739. return -ENOMEM;
  740. spin_lock_init(&pool->last_cpu_lock);
  741. pool->last_cpu = any_online_cpu(cpu_online_map);
  742. pool->cpu_comp_tasks = alloc_percpu(struct ehca_cpu_comp_task);
  743. if (pool->cpu_comp_tasks == NULL) {
  744. kfree(pool);
  745. return -EINVAL;
  746. }
  747. for_each_online_cpu(cpu) {
  748. task = create_comp_task(pool, cpu);
  749. if (task) {
  750. kthread_bind(task, cpu);
  751. wake_up_process(task);
  752. }
  753. }
  754. register_hotcpu_notifier(&comp_pool_callback_nb);
  755. printk(KERN_INFO "eHCA scaling code enabled\n");
  756. return 0;
  757. }
  758. void ehca_destroy_comp_pool(void)
  759. {
  760. int i;
  761. if (!ehca_scaling_code)
  762. return;
  763. unregister_hotcpu_notifier(&comp_pool_callback_nb);
  764. for (i = 0; i < NR_CPUS; i++) {
  765. if (cpu_online(i))
  766. destroy_comp_task(pool, i);
  767. }
  768. free_percpu(pool->cpu_comp_tasks);
  769. kfree(pool);
  770. }