xparameters.h 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104
  1. /*
  2. * arch/ppc/platforms/4xx/xparameters/xparameters.h
  3. *
  4. * This file includes the correct xparameters.h for the CONFIG'ed board plus
  5. * fixups to translate board specific XPAR values to a common set of names
  6. *
  7. * Author: MontaVista Software, Inc.
  8. * source@mvista.com
  9. *
  10. * 2004 (c) MontaVista Software, Inc. This file is licensed under the terms
  11. * of the GNU General Public License version 2. This program is licensed
  12. * "as is" without any warranty of any kind, whether express or implied.
  13. */
  14. #if defined(CONFIG_XILINX_ML300)
  15. #include "xparameters_ml300.h"
  16. #define XPAR_INTC_0_AC97_CONTROLLER_REF_0_PLAYBACK_VEC_ID \
  17. XPAR_DCR_INTC_0_OPB_AC97_CONTROLLER_REF_0_PLAYBACK_INTERRUPT_INTR
  18. #define XPAR_INTC_0_AC97_CONTROLLER_REF_0_RECORD_VEC_ID \
  19. XPAR_DCR_INTC_0_OPB_AC97_CONTROLLER_REF_0_RECORD_INTERRUPT_INTR
  20. #elif defined(CONFIG_XILINX_ML403)
  21. #include "xparameters_ml403.h"
  22. #define XPAR_INTC_0_AC97_CONTROLLER_REF_0_PLAYBACK_VEC_ID \
  23. XPAR_OPB_INTC_0_OPB_AC97_CONTROLLER_REF_0_PLAYBACK_INTERRUPT_INTR
  24. #define XPAR_INTC_0_AC97_CONTROLLER_REF_0_RECORD_VEC_ID \
  25. XPAR_OPB_INTC_0_OPB_AC97_CONTROLLER_REF_0_RECORD_INTERRUPT_INTR
  26. #else
  27. /* Add other board xparameter includes here before the #else */
  28. #error No xparameters_*.h file included
  29. #endif
  30. #ifndef SERIAL_PORT_DFNS
  31. /* zImage serial port definitions */
  32. #define RS_TABLE_SIZE 1
  33. #define SERIAL_PORT_DFNS { \
  34. .baud_base = XPAR_UARTNS550_0_CLOCK_FREQ_HZ/16, \
  35. .irq = XPAR_INTC_0_UARTNS550_0_VEC_ID, \
  36. .flags = ASYNC_BOOT_AUTOCONF, \
  37. .iomem_base = (u8 *)XPAR_UARTNS550_0_BASEADDR + 3, \
  38. .iomem_reg_shift = 2, \
  39. .io_type = SERIAL_IO_MEM, \
  40. },
  41. #endif
  42. /*
  43. * A few reasonable defaults for the #defines which could be missing depending
  44. * on the IP version or variant (e.g. OPB vs PLB)
  45. */
  46. #ifndef XPAR_EMAC_0_CAM_EXIST
  47. #define XPAR_EMAC_0_CAM_EXIST 0
  48. #endif
  49. #ifndef XPAR_EMAC_0_JUMBO_EXIST
  50. #define XPAR_EMAC_0_JUMBO_EXIST 0
  51. #endif
  52. #ifndef XPAR_EMAC_0_TX_DRE_TYPE
  53. #define XPAR_EMAC_0_TX_DRE_TYPE 0
  54. #endif
  55. #ifndef XPAR_EMAC_0_RX_DRE_TYPE
  56. #define XPAR_EMAC_0_RX_DRE_TYPE 0
  57. #endif
  58. #ifndef XPAR_EMAC_0_TX_INCLUDE_CSUM
  59. #define XPAR_EMAC_0_TX_INCLUDE_CSUM 0
  60. #endif
  61. #ifndef XPAR_EMAC_0_RX_INCLUDE_CSUM
  62. #define XPAR_EMAC_0_RX_INCLUDE_CSUM 0
  63. #endif
  64. #ifndef XPAR_EMAC_1_CAM_EXIST
  65. #define XPAR_EMAC_1_CAM_EXIST 0
  66. #endif
  67. #ifndef XPAR_EMAC_1_JUMBO_EXIST
  68. #define XPAR_EMAC_1_JUMBO_EXIST 0
  69. #endif
  70. #ifndef XPAR_EMAC_1_TX_DRE_TYPE
  71. #define XPAR_EMAC_1_TX_DRE_TYPE 0
  72. #endif
  73. #ifndef XPAR_EMAC_1_RX_DRE_TYPE
  74. #define XPAR_EMAC_1_RX_DRE_TYPE 0
  75. #endif
  76. #ifndef XPAR_EMAC_1_TX_INCLUDE_CSUM
  77. #define XPAR_EMAC_1_TX_INCLUDE_CSUM 0
  78. #endif
  79. #ifndef XPAR_EMAC_1_RX_INCLUDE_CSUM
  80. #define XPAR_EMAC_1_RX_INCLUDE_CSUM 0
  81. #endif
  82. #ifndef XPAR_GPIO_0_IS_DUAL
  83. #define XPAR_GPIO_0_IS_DUAL 0
  84. #endif
  85. #ifndef XPAR_GPIO_1_IS_DUAL
  86. #define XPAR_GPIO_1_IS_DUAL 0
  87. #endif
  88. #ifndef XPAR_GPIO_2_IS_DUAL
  89. #define XPAR_GPIO_2_IS_DUAL 0
  90. #endif
  91. #ifndef XPAR_GPIO_3_IS_DUAL
  92. #define XPAR_GPIO_3_IS_DUAL 0
  93. #endif
  94. #ifndef XPAR_GPIO_4_IS_DUAL
  95. #define XPAR_GPIO_4_IS_DUAL 0
  96. #endif