cputable.c 40 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416
  1. /*
  2. * Copyright (C) 2001 Ben. Herrenschmidt (benh@kernel.crashing.org)
  3. *
  4. * Modifications for ppc64:
  5. * Copyright (C) 2003 Dave Engebretsen <engebret@us.ibm.com>
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License
  9. * as published by the Free Software Foundation; either version
  10. * 2 of the License, or (at your option) any later version.
  11. */
  12. #include <linux/string.h>
  13. #include <linux/sched.h>
  14. #include <linux/threads.h>
  15. #include <linux/init.h>
  16. #include <linux/module.h>
  17. #include <asm/oprofile_impl.h>
  18. #include <asm/cputable.h>
  19. #include <asm/prom.h> /* for PTRRELOC on ARCH=ppc */
  20. struct cpu_spec* cur_cpu_spec = NULL;
  21. EXPORT_SYMBOL(cur_cpu_spec);
  22. /* NOTE:
  23. * Unlike ppc32, ppc64 will only call this once for the boot CPU, it's
  24. * the responsibility of the appropriate CPU save/restore functions to
  25. * eventually copy these settings over. Those save/restore aren't yet
  26. * part of the cputable though. That has to be fixed for both ppc32
  27. * and ppc64
  28. */
  29. #ifdef CONFIG_PPC32
  30. extern void __setup_cpu_440ep(unsigned long offset, struct cpu_spec* spec);
  31. extern void __setup_cpu_440epx(unsigned long offset, struct cpu_spec* spec);
  32. extern void __setup_cpu_440grx(unsigned long offset, struct cpu_spec* spec);
  33. extern void __setup_cpu_603(unsigned long offset, struct cpu_spec* spec);
  34. extern void __setup_cpu_604(unsigned long offset, struct cpu_spec* spec);
  35. extern void __setup_cpu_750(unsigned long offset, struct cpu_spec* spec);
  36. extern void __setup_cpu_750cx(unsigned long offset, struct cpu_spec* spec);
  37. extern void __setup_cpu_750fx(unsigned long offset, struct cpu_spec* spec);
  38. extern void __setup_cpu_7400(unsigned long offset, struct cpu_spec* spec);
  39. extern void __setup_cpu_7410(unsigned long offset, struct cpu_spec* spec);
  40. extern void __setup_cpu_745x(unsigned long offset, struct cpu_spec* spec);
  41. #endif /* CONFIG_PPC32 */
  42. #ifdef CONFIG_PPC64
  43. extern void __setup_cpu_ppc970(unsigned long offset, struct cpu_spec* spec);
  44. extern void __setup_cpu_ppc970MP(unsigned long offset, struct cpu_spec* spec);
  45. extern void __setup_cpu_pa6t(unsigned long offset, struct cpu_spec* spec);
  46. extern void __restore_cpu_pa6t(void);
  47. extern void __restore_cpu_ppc970(void);
  48. #endif /* CONFIG_PPC64 */
  49. /* This table only contains "desktop" CPUs, it need to be filled with embedded
  50. * ones as well...
  51. */
  52. #define COMMON_USER (PPC_FEATURE_32 | PPC_FEATURE_HAS_FPU | \
  53. PPC_FEATURE_HAS_MMU)
  54. #define COMMON_USER_PPC64 (COMMON_USER | PPC_FEATURE_64)
  55. #define COMMON_USER_POWER4 (COMMON_USER_PPC64 | PPC_FEATURE_POWER4)
  56. #define COMMON_USER_POWER5 (COMMON_USER_PPC64 | PPC_FEATURE_POWER5 |\
  57. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP)
  58. #define COMMON_USER_POWER5_PLUS (COMMON_USER_PPC64 | PPC_FEATURE_POWER5_PLUS|\
  59. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP)
  60. #define COMMON_USER_POWER6 (COMMON_USER_PPC64 | PPC_FEATURE_ARCH_2_05 |\
  61. PPC_FEATURE_SMT | PPC_FEATURE_ICACHE_SNOOP | \
  62. PPC_FEATURE_TRUE_LE)
  63. #define COMMON_USER_PA6T (COMMON_USER_PPC64 | PPC_FEATURE_PA6T |\
  64. PPC_FEATURE_TRUE_LE | \
  65. PPC_FEATURE_HAS_ALTIVEC_COMP)
  66. #define COMMON_USER_BOOKE (PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU | \
  67. PPC_FEATURE_BOOKE)
  68. static struct cpu_spec __initdata cpu_specs[] = {
  69. #ifdef CONFIG_PPC64
  70. { /* Power3 */
  71. .pvr_mask = 0xffff0000,
  72. .pvr_value = 0x00400000,
  73. .cpu_name = "POWER3 (630)",
  74. .cpu_features = CPU_FTRS_POWER3,
  75. .cpu_user_features = COMMON_USER_PPC64|PPC_FEATURE_PPC_LE,
  76. .icache_bsize = 128,
  77. .dcache_bsize = 128,
  78. .num_pmcs = 8,
  79. .pmc_type = PPC_PMC_IBM,
  80. .oprofile_cpu_type = "ppc64/power3",
  81. .oprofile_type = PPC_OPROFILE_RS64,
  82. .platform = "power3",
  83. },
  84. { /* Power3+ */
  85. .pvr_mask = 0xffff0000,
  86. .pvr_value = 0x00410000,
  87. .cpu_name = "POWER3 (630+)",
  88. .cpu_features = CPU_FTRS_POWER3,
  89. .cpu_user_features = COMMON_USER_PPC64|PPC_FEATURE_PPC_LE,
  90. .icache_bsize = 128,
  91. .dcache_bsize = 128,
  92. .num_pmcs = 8,
  93. .pmc_type = PPC_PMC_IBM,
  94. .oprofile_cpu_type = "ppc64/power3",
  95. .oprofile_type = PPC_OPROFILE_RS64,
  96. .platform = "power3",
  97. },
  98. { /* Northstar */
  99. .pvr_mask = 0xffff0000,
  100. .pvr_value = 0x00330000,
  101. .cpu_name = "RS64-II (northstar)",
  102. .cpu_features = CPU_FTRS_RS64,
  103. .cpu_user_features = COMMON_USER_PPC64,
  104. .icache_bsize = 128,
  105. .dcache_bsize = 128,
  106. .num_pmcs = 8,
  107. .pmc_type = PPC_PMC_IBM,
  108. .oprofile_cpu_type = "ppc64/rs64",
  109. .oprofile_type = PPC_OPROFILE_RS64,
  110. .platform = "rs64",
  111. },
  112. { /* Pulsar */
  113. .pvr_mask = 0xffff0000,
  114. .pvr_value = 0x00340000,
  115. .cpu_name = "RS64-III (pulsar)",
  116. .cpu_features = CPU_FTRS_RS64,
  117. .cpu_user_features = COMMON_USER_PPC64,
  118. .icache_bsize = 128,
  119. .dcache_bsize = 128,
  120. .num_pmcs = 8,
  121. .pmc_type = PPC_PMC_IBM,
  122. .oprofile_cpu_type = "ppc64/rs64",
  123. .oprofile_type = PPC_OPROFILE_RS64,
  124. .platform = "rs64",
  125. },
  126. { /* I-star */
  127. .pvr_mask = 0xffff0000,
  128. .pvr_value = 0x00360000,
  129. .cpu_name = "RS64-III (icestar)",
  130. .cpu_features = CPU_FTRS_RS64,
  131. .cpu_user_features = COMMON_USER_PPC64,
  132. .icache_bsize = 128,
  133. .dcache_bsize = 128,
  134. .num_pmcs = 8,
  135. .pmc_type = PPC_PMC_IBM,
  136. .oprofile_cpu_type = "ppc64/rs64",
  137. .oprofile_type = PPC_OPROFILE_RS64,
  138. .platform = "rs64",
  139. },
  140. { /* S-star */
  141. .pvr_mask = 0xffff0000,
  142. .pvr_value = 0x00370000,
  143. .cpu_name = "RS64-IV (sstar)",
  144. .cpu_features = CPU_FTRS_RS64,
  145. .cpu_user_features = COMMON_USER_PPC64,
  146. .icache_bsize = 128,
  147. .dcache_bsize = 128,
  148. .num_pmcs = 8,
  149. .pmc_type = PPC_PMC_IBM,
  150. .oprofile_cpu_type = "ppc64/rs64",
  151. .oprofile_type = PPC_OPROFILE_RS64,
  152. .platform = "rs64",
  153. },
  154. { /* Power4 */
  155. .pvr_mask = 0xffff0000,
  156. .pvr_value = 0x00350000,
  157. .cpu_name = "POWER4 (gp)",
  158. .cpu_features = CPU_FTRS_POWER4,
  159. .cpu_user_features = COMMON_USER_POWER4,
  160. .icache_bsize = 128,
  161. .dcache_bsize = 128,
  162. .num_pmcs = 8,
  163. .pmc_type = PPC_PMC_IBM,
  164. .oprofile_cpu_type = "ppc64/power4",
  165. .oprofile_type = PPC_OPROFILE_POWER4,
  166. .platform = "power4",
  167. },
  168. { /* Power4+ */
  169. .pvr_mask = 0xffff0000,
  170. .pvr_value = 0x00380000,
  171. .cpu_name = "POWER4+ (gq)",
  172. .cpu_features = CPU_FTRS_POWER4,
  173. .cpu_user_features = COMMON_USER_POWER4,
  174. .icache_bsize = 128,
  175. .dcache_bsize = 128,
  176. .num_pmcs = 8,
  177. .pmc_type = PPC_PMC_IBM,
  178. .oprofile_cpu_type = "ppc64/power4",
  179. .oprofile_type = PPC_OPROFILE_POWER4,
  180. .platform = "power4",
  181. },
  182. { /* PPC970 */
  183. .pvr_mask = 0xffff0000,
  184. .pvr_value = 0x00390000,
  185. .cpu_name = "PPC970",
  186. .cpu_features = CPU_FTRS_PPC970,
  187. .cpu_user_features = COMMON_USER_POWER4 |
  188. PPC_FEATURE_HAS_ALTIVEC_COMP,
  189. .icache_bsize = 128,
  190. .dcache_bsize = 128,
  191. .num_pmcs = 8,
  192. .pmc_type = PPC_PMC_IBM,
  193. .cpu_setup = __setup_cpu_ppc970,
  194. .cpu_restore = __restore_cpu_ppc970,
  195. .oprofile_cpu_type = "ppc64/970",
  196. .oprofile_type = PPC_OPROFILE_POWER4,
  197. .platform = "ppc970",
  198. },
  199. { /* PPC970FX */
  200. .pvr_mask = 0xffff0000,
  201. .pvr_value = 0x003c0000,
  202. .cpu_name = "PPC970FX",
  203. .cpu_features = CPU_FTRS_PPC970,
  204. .cpu_user_features = COMMON_USER_POWER4 |
  205. PPC_FEATURE_HAS_ALTIVEC_COMP,
  206. .icache_bsize = 128,
  207. .dcache_bsize = 128,
  208. .num_pmcs = 8,
  209. .pmc_type = PPC_PMC_IBM,
  210. .cpu_setup = __setup_cpu_ppc970,
  211. .cpu_restore = __restore_cpu_ppc970,
  212. .oprofile_cpu_type = "ppc64/970",
  213. .oprofile_type = PPC_OPROFILE_POWER4,
  214. .platform = "ppc970",
  215. },
  216. { /* PPC970MP DD1.0 - no DEEPNAP, use regular 970 init */
  217. .pvr_mask = 0xffffffff,
  218. .pvr_value = 0x00440100,
  219. .cpu_name = "PPC970MP",
  220. .cpu_features = CPU_FTRS_PPC970,
  221. .cpu_user_features = COMMON_USER_POWER4 |
  222. PPC_FEATURE_HAS_ALTIVEC_COMP,
  223. .icache_bsize = 128,
  224. .dcache_bsize = 128,
  225. .num_pmcs = 8,
  226. .pmc_type = PPC_PMC_IBM,
  227. .cpu_setup = __setup_cpu_ppc970,
  228. .cpu_restore = __restore_cpu_ppc970,
  229. .oprofile_cpu_type = "ppc64/970MP",
  230. .oprofile_type = PPC_OPROFILE_POWER4,
  231. .platform = "ppc970",
  232. },
  233. { /* PPC970MP */
  234. .pvr_mask = 0xffff0000,
  235. .pvr_value = 0x00440000,
  236. .cpu_name = "PPC970MP",
  237. .cpu_features = CPU_FTRS_PPC970,
  238. .cpu_user_features = COMMON_USER_POWER4 |
  239. PPC_FEATURE_HAS_ALTIVEC_COMP,
  240. .icache_bsize = 128,
  241. .dcache_bsize = 128,
  242. .num_pmcs = 8,
  243. .pmc_type = PPC_PMC_IBM,
  244. .cpu_setup = __setup_cpu_ppc970MP,
  245. .cpu_restore = __restore_cpu_ppc970,
  246. .oprofile_cpu_type = "ppc64/970MP",
  247. .oprofile_type = PPC_OPROFILE_POWER4,
  248. .platform = "ppc970",
  249. },
  250. { /* PPC970GX */
  251. .pvr_mask = 0xffff0000,
  252. .pvr_value = 0x00450000,
  253. .cpu_name = "PPC970GX",
  254. .cpu_features = CPU_FTRS_PPC970,
  255. .cpu_user_features = COMMON_USER_POWER4 |
  256. PPC_FEATURE_HAS_ALTIVEC_COMP,
  257. .icache_bsize = 128,
  258. .dcache_bsize = 128,
  259. .num_pmcs = 8,
  260. .pmc_type = PPC_PMC_IBM,
  261. .cpu_setup = __setup_cpu_ppc970,
  262. .oprofile_cpu_type = "ppc64/970",
  263. .oprofile_type = PPC_OPROFILE_POWER4,
  264. .platform = "ppc970",
  265. },
  266. { /* Power5 GR */
  267. .pvr_mask = 0xffff0000,
  268. .pvr_value = 0x003a0000,
  269. .cpu_name = "POWER5 (gr)",
  270. .cpu_features = CPU_FTRS_POWER5,
  271. .cpu_user_features = COMMON_USER_POWER5,
  272. .icache_bsize = 128,
  273. .dcache_bsize = 128,
  274. .num_pmcs = 6,
  275. .pmc_type = PPC_PMC_IBM,
  276. .oprofile_cpu_type = "ppc64/power5",
  277. .oprofile_type = PPC_OPROFILE_POWER4,
  278. /* SIHV / SIPR bits are implemented on POWER4+ (GQ)
  279. * and above but only works on POWER5 and above
  280. */
  281. .oprofile_mmcra_sihv = MMCRA_SIHV,
  282. .oprofile_mmcra_sipr = MMCRA_SIPR,
  283. .platform = "power5",
  284. },
  285. { /* Power5++ */
  286. .pvr_mask = 0xffffff00,
  287. .pvr_value = 0x003b0300,
  288. .cpu_name = "POWER5+ (gs)",
  289. .cpu_features = CPU_FTRS_POWER5,
  290. .cpu_user_features = COMMON_USER_POWER5_PLUS,
  291. .icache_bsize = 128,
  292. .dcache_bsize = 128,
  293. .num_pmcs = 6,
  294. .oprofile_cpu_type = "ppc64/power5++",
  295. .oprofile_type = PPC_OPROFILE_POWER4,
  296. .oprofile_mmcra_sihv = MMCRA_SIHV,
  297. .oprofile_mmcra_sipr = MMCRA_SIPR,
  298. .platform = "power5+",
  299. },
  300. { /* Power5 GS */
  301. .pvr_mask = 0xffff0000,
  302. .pvr_value = 0x003b0000,
  303. .cpu_name = "POWER5+ (gs)",
  304. .cpu_features = CPU_FTRS_POWER5,
  305. .cpu_user_features = COMMON_USER_POWER5_PLUS,
  306. .icache_bsize = 128,
  307. .dcache_bsize = 128,
  308. .num_pmcs = 6,
  309. .pmc_type = PPC_PMC_IBM,
  310. .oprofile_cpu_type = "ppc64/power5+",
  311. .oprofile_type = PPC_OPROFILE_POWER4,
  312. .oprofile_mmcra_sihv = MMCRA_SIHV,
  313. .oprofile_mmcra_sipr = MMCRA_SIPR,
  314. .platform = "power5+",
  315. },
  316. { /* POWER6 in P5+ mode; 2.04-compliant processor */
  317. .pvr_mask = 0xffffffff,
  318. .pvr_value = 0x0f000001,
  319. .cpu_name = "POWER5+",
  320. .cpu_features = CPU_FTRS_POWER5,
  321. .cpu_user_features = COMMON_USER_POWER5_PLUS,
  322. .icache_bsize = 128,
  323. .dcache_bsize = 128,
  324. .platform = "power5+",
  325. },
  326. { /* Power6 */
  327. .pvr_mask = 0xffff0000,
  328. .pvr_value = 0x003e0000,
  329. .cpu_name = "POWER6 (raw)",
  330. .cpu_features = CPU_FTRS_POWER6,
  331. .cpu_user_features = COMMON_USER_POWER6 |
  332. PPC_FEATURE_POWER6_EXT,
  333. .icache_bsize = 128,
  334. .dcache_bsize = 128,
  335. .num_pmcs = 6,
  336. .pmc_type = PPC_PMC_IBM,
  337. .oprofile_cpu_type = "ppc64/power6",
  338. .oprofile_type = PPC_OPROFILE_POWER4,
  339. .oprofile_mmcra_sihv = POWER6_MMCRA_SIHV,
  340. .oprofile_mmcra_sipr = POWER6_MMCRA_SIPR,
  341. .oprofile_mmcra_clear = POWER6_MMCRA_THRM |
  342. POWER6_MMCRA_OTHER,
  343. .platform = "power6x",
  344. },
  345. { /* 2.05-compliant processor, i.e. Power6 "architected" mode */
  346. .pvr_mask = 0xffffffff,
  347. .pvr_value = 0x0f000002,
  348. .cpu_name = "POWER6 (architected)",
  349. .cpu_features = CPU_FTRS_POWER6,
  350. .cpu_user_features = COMMON_USER_POWER6,
  351. .icache_bsize = 128,
  352. .dcache_bsize = 128,
  353. .platform = "power6",
  354. },
  355. { /* Cell Broadband Engine */
  356. .pvr_mask = 0xffff0000,
  357. .pvr_value = 0x00700000,
  358. .cpu_name = "Cell Broadband Engine",
  359. .cpu_features = CPU_FTRS_CELL,
  360. .cpu_user_features = COMMON_USER_PPC64 |
  361. PPC_FEATURE_CELL | PPC_FEATURE_HAS_ALTIVEC_COMP |
  362. PPC_FEATURE_SMT,
  363. .icache_bsize = 128,
  364. .dcache_bsize = 128,
  365. .num_pmcs = 4,
  366. .pmc_type = PPC_PMC_IBM,
  367. .oprofile_cpu_type = "ppc64/cell-be",
  368. .oprofile_type = PPC_OPROFILE_CELL,
  369. .platform = "ppc-cell-be",
  370. },
  371. { /* PA Semi PA6T */
  372. .pvr_mask = 0x7fff0000,
  373. .pvr_value = 0x00900000,
  374. .cpu_name = "PA6T",
  375. .cpu_features = CPU_FTRS_PA6T,
  376. .cpu_user_features = COMMON_USER_PA6T,
  377. .icache_bsize = 64,
  378. .dcache_bsize = 64,
  379. .num_pmcs = 6,
  380. .pmc_type = PPC_PMC_PA6T,
  381. .cpu_setup = __setup_cpu_pa6t,
  382. .cpu_restore = __restore_cpu_pa6t,
  383. .oprofile_cpu_type = "ppc64/pa6t",
  384. .oprofile_type = PPC_OPROFILE_PA6T,
  385. .platform = "pa6t",
  386. },
  387. { /* default match */
  388. .pvr_mask = 0x00000000,
  389. .pvr_value = 0x00000000,
  390. .cpu_name = "POWER4 (compatible)",
  391. .cpu_features = CPU_FTRS_COMPATIBLE,
  392. .cpu_user_features = COMMON_USER_PPC64,
  393. .icache_bsize = 128,
  394. .dcache_bsize = 128,
  395. .num_pmcs = 6,
  396. .pmc_type = PPC_PMC_IBM,
  397. .platform = "power4",
  398. }
  399. #endif /* CONFIG_PPC64 */
  400. #ifdef CONFIG_PPC32
  401. #if CLASSIC_PPC
  402. { /* 601 */
  403. .pvr_mask = 0xffff0000,
  404. .pvr_value = 0x00010000,
  405. .cpu_name = "601",
  406. .cpu_features = CPU_FTRS_PPC601,
  407. .cpu_user_features = COMMON_USER | PPC_FEATURE_601_INSTR |
  408. PPC_FEATURE_UNIFIED_CACHE | PPC_FEATURE_NO_TB,
  409. .icache_bsize = 32,
  410. .dcache_bsize = 32,
  411. .platform = "ppc601",
  412. },
  413. { /* 603 */
  414. .pvr_mask = 0xffff0000,
  415. .pvr_value = 0x00030000,
  416. .cpu_name = "603",
  417. .cpu_features = CPU_FTRS_603,
  418. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  419. .icache_bsize = 32,
  420. .dcache_bsize = 32,
  421. .cpu_setup = __setup_cpu_603,
  422. .platform = "ppc603",
  423. },
  424. { /* 603e */
  425. .pvr_mask = 0xffff0000,
  426. .pvr_value = 0x00060000,
  427. .cpu_name = "603e",
  428. .cpu_features = CPU_FTRS_603,
  429. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  430. .icache_bsize = 32,
  431. .dcache_bsize = 32,
  432. .cpu_setup = __setup_cpu_603,
  433. .platform = "ppc603",
  434. },
  435. { /* 603ev */
  436. .pvr_mask = 0xffff0000,
  437. .pvr_value = 0x00070000,
  438. .cpu_name = "603ev",
  439. .cpu_features = CPU_FTRS_603,
  440. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  441. .icache_bsize = 32,
  442. .dcache_bsize = 32,
  443. .cpu_setup = __setup_cpu_603,
  444. .platform = "ppc603",
  445. },
  446. { /* 604 */
  447. .pvr_mask = 0xffff0000,
  448. .pvr_value = 0x00040000,
  449. .cpu_name = "604",
  450. .cpu_features = CPU_FTRS_604,
  451. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  452. .icache_bsize = 32,
  453. .dcache_bsize = 32,
  454. .num_pmcs = 2,
  455. .cpu_setup = __setup_cpu_604,
  456. .platform = "ppc604",
  457. },
  458. { /* 604e */
  459. .pvr_mask = 0xfffff000,
  460. .pvr_value = 0x00090000,
  461. .cpu_name = "604e",
  462. .cpu_features = CPU_FTRS_604,
  463. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  464. .icache_bsize = 32,
  465. .dcache_bsize = 32,
  466. .num_pmcs = 4,
  467. .cpu_setup = __setup_cpu_604,
  468. .platform = "ppc604",
  469. },
  470. { /* 604r */
  471. .pvr_mask = 0xffff0000,
  472. .pvr_value = 0x00090000,
  473. .cpu_name = "604r",
  474. .cpu_features = CPU_FTRS_604,
  475. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  476. .icache_bsize = 32,
  477. .dcache_bsize = 32,
  478. .num_pmcs = 4,
  479. .cpu_setup = __setup_cpu_604,
  480. .platform = "ppc604",
  481. },
  482. { /* 604ev */
  483. .pvr_mask = 0xffff0000,
  484. .pvr_value = 0x000a0000,
  485. .cpu_name = "604ev",
  486. .cpu_features = CPU_FTRS_604,
  487. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  488. .icache_bsize = 32,
  489. .dcache_bsize = 32,
  490. .num_pmcs = 4,
  491. .cpu_setup = __setup_cpu_604,
  492. .platform = "ppc604",
  493. },
  494. { /* 740/750 (0x4202, don't support TAU ?) */
  495. .pvr_mask = 0xffffffff,
  496. .pvr_value = 0x00084202,
  497. .cpu_name = "740/750",
  498. .cpu_features = CPU_FTRS_740_NOTAU,
  499. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  500. .icache_bsize = 32,
  501. .dcache_bsize = 32,
  502. .num_pmcs = 4,
  503. .cpu_setup = __setup_cpu_750,
  504. .platform = "ppc750",
  505. },
  506. { /* 750CX (80100 and 8010x?) */
  507. .pvr_mask = 0xfffffff0,
  508. .pvr_value = 0x00080100,
  509. .cpu_name = "750CX",
  510. .cpu_features = CPU_FTRS_750,
  511. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  512. .icache_bsize = 32,
  513. .dcache_bsize = 32,
  514. .num_pmcs = 4,
  515. .cpu_setup = __setup_cpu_750cx,
  516. .platform = "ppc750",
  517. },
  518. { /* 750CX (82201 and 82202) */
  519. .pvr_mask = 0xfffffff0,
  520. .pvr_value = 0x00082200,
  521. .cpu_name = "750CX",
  522. .cpu_features = CPU_FTRS_750,
  523. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  524. .icache_bsize = 32,
  525. .dcache_bsize = 32,
  526. .num_pmcs = 4,
  527. .cpu_setup = __setup_cpu_750cx,
  528. .platform = "ppc750",
  529. },
  530. { /* 750CXe (82214) */
  531. .pvr_mask = 0xfffffff0,
  532. .pvr_value = 0x00082210,
  533. .cpu_name = "750CXe",
  534. .cpu_features = CPU_FTRS_750,
  535. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  536. .icache_bsize = 32,
  537. .dcache_bsize = 32,
  538. .num_pmcs = 4,
  539. .cpu_setup = __setup_cpu_750cx,
  540. .platform = "ppc750",
  541. },
  542. { /* 750CXe "Gekko" (83214) */
  543. .pvr_mask = 0xffffffff,
  544. .pvr_value = 0x00083214,
  545. .cpu_name = "750CXe",
  546. .cpu_features = CPU_FTRS_750,
  547. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  548. .icache_bsize = 32,
  549. .dcache_bsize = 32,
  550. .num_pmcs = 4,
  551. .cpu_setup = __setup_cpu_750cx,
  552. .platform = "ppc750",
  553. },
  554. { /* 750CL */
  555. .pvr_mask = 0xfffff0f0,
  556. .pvr_value = 0x00087010,
  557. .cpu_name = "750CL",
  558. .cpu_features = CPU_FTRS_750CL,
  559. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  560. .icache_bsize = 32,
  561. .dcache_bsize = 32,
  562. .num_pmcs = 4,
  563. .cpu_setup = __setup_cpu_750,
  564. .platform = "ppc750",
  565. },
  566. { /* 745/755 */
  567. .pvr_mask = 0xfffff000,
  568. .pvr_value = 0x00083000,
  569. .cpu_name = "745/755",
  570. .cpu_features = CPU_FTRS_750,
  571. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  572. .icache_bsize = 32,
  573. .dcache_bsize = 32,
  574. .num_pmcs = 4,
  575. .cpu_setup = __setup_cpu_750,
  576. .platform = "ppc750",
  577. },
  578. { /* 750FX rev 1.x */
  579. .pvr_mask = 0xffffff00,
  580. .pvr_value = 0x70000100,
  581. .cpu_name = "750FX",
  582. .cpu_features = CPU_FTRS_750FX1,
  583. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  584. .icache_bsize = 32,
  585. .dcache_bsize = 32,
  586. .num_pmcs = 4,
  587. .cpu_setup = __setup_cpu_750,
  588. .platform = "ppc750",
  589. },
  590. { /* 750FX rev 2.0 must disable HID0[DPM] */
  591. .pvr_mask = 0xffffffff,
  592. .pvr_value = 0x70000200,
  593. .cpu_name = "750FX",
  594. .cpu_features = CPU_FTRS_750FX2,
  595. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  596. .icache_bsize = 32,
  597. .dcache_bsize = 32,
  598. .num_pmcs = 4,
  599. .cpu_setup = __setup_cpu_750,
  600. .platform = "ppc750",
  601. },
  602. { /* 750FX (All revs except 2.0) */
  603. .pvr_mask = 0xffff0000,
  604. .pvr_value = 0x70000000,
  605. .cpu_name = "750FX",
  606. .cpu_features = CPU_FTRS_750FX,
  607. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  608. .icache_bsize = 32,
  609. .dcache_bsize = 32,
  610. .num_pmcs = 4,
  611. .cpu_setup = __setup_cpu_750fx,
  612. .platform = "ppc750",
  613. },
  614. { /* 750GX */
  615. .pvr_mask = 0xffff0000,
  616. .pvr_value = 0x70020000,
  617. .cpu_name = "750GX",
  618. .cpu_features = CPU_FTRS_750GX,
  619. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  620. .icache_bsize = 32,
  621. .dcache_bsize = 32,
  622. .num_pmcs = 4,
  623. .cpu_setup = __setup_cpu_750fx,
  624. .platform = "ppc750",
  625. },
  626. { /* 740/750 (L2CR bit need fixup for 740) */
  627. .pvr_mask = 0xffff0000,
  628. .pvr_value = 0x00080000,
  629. .cpu_name = "740/750",
  630. .cpu_features = CPU_FTRS_740,
  631. .cpu_user_features = COMMON_USER | PPC_FEATURE_PPC_LE,
  632. .icache_bsize = 32,
  633. .dcache_bsize = 32,
  634. .num_pmcs = 4,
  635. .cpu_setup = __setup_cpu_750,
  636. .platform = "ppc750",
  637. },
  638. { /* 7400 rev 1.1 ? (no TAU) */
  639. .pvr_mask = 0xffffffff,
  640. .pvr_value = 0x000c1101,
  641. .cpu_name = "7400 (1.1)",
  642. .cpu_features = CPU_FTRS_7400_NOTAU,
  643. .cpu_user_features = COMMON_USER |
  644. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  645. .icache_bsize = 32,
  646. .dcache_bsize = 32,
  647. .num_pmcs = 4,
  648. .cpu_setup = __setup_cpu_7400,
  649. .platform = "ppc7400",
  650. },
  651. { /* 7400 */
  652. .pvr_mask = 0xffff0000,
  653. .pvr_value = 0x000c0000,
  654. .cpu_name = "7400",
  655. .cpu_features = CPU_FTRS_7400,
  656. .cpu_user_features = COMMON_USER |
  657. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  658. .icache_bsize = 32,
  659. .dcache_bsize = 32,
  660. .num_pmcs = 4,
  661. .cpu_setup = __setup_cpu_7400,
  662. .platform = "ppc7400",
  663. },
  664. { /* 7410 */
  665. .pvr_mask = 0xffff0000,
  666. .pvr_value = 0x800c0000,
  667. .cpu_name = "7410",
  668. .cpu_features = CPU_FTRS_7400,
  669. .cpu_user_features = COMMON_USER |
  670. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  671. .icache_bsize = 32,
  672. .dcache_bsize = 32,
  673. .num_pmcs = 4,
  674. .cpu_setup = __setup_cpu_7410,
  675. .platform = "ppc7400",
  676. },
  677. { /* 7450 2.0 - no doze/nap */
  678. .pvr_mask = 0xffffffff,
  679. .pvr_value = 0x80000200,
  680. .cpu_name = "7450",
  681. .cpu_features = CPU_FTRS_7450_20,
  682. .cpu_user_features = COMMON_USER |
  683. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  684. .icache_bsize = 32,
  685. .dcache_bsize = 32,
  686. .num_pmcs = 6,
  687. .cpu_setup = __setup_cpu_745x,
  688. .oprofile_cpu_type = "ppc/7450",
  689. .oprofile_type = PPC_OPROFILE_G4,
  690. .platform = "ppc7450",
  691. },
  692. { /* 7450 2.1 */
  693. .pvr_mask = 0xffffffff,
  694. .pvr_value = 0x80000201,
  695. .cpu_name = "7450",
  696. .cpu_features = CPU_FTRS_7450_21,
  697. .cpu_user_features = COMMON_USER |
  698. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  699. .icache_bsize = 32,
  700. .dcache_bsize = 32,
  701. .num_pmcs = 6,
  702. .cpu_setup = __setup_cpu_745x,
  703. .oprofile_cpu_type = "ppc/7450",
  704. .oprofile_type = PPC_OPROFILE_G4,
  705. .platform = "ppc7450",
  706. },
  707. { /* 7450 2.3 and newer */
  708. .pvr_mask = 0xffff0000,
  709. .pvr_value = 0x80000000,
  710. .cpu_name = "7450",
  711. .cpu_features = CPU_FTRS_7450_23,
  712. .cpu_user_features = COMMON_USER |
  713. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  714. .icache_bsize = 32,
  715. .dcache_bsize = 32,
  716. .num_pmcs = 6,
  717. .cpu_setup = __setup_cpu_745x,
  718. .oprofile_cpu_type = "ppc/7450",
  719. .oprofile_type = PPC_OPROFILE_G4,
  720. .platform = "ppc7450",
  721. },
  722. { /* 7455 rev 1.x */
  723. .pvr_mask = 0xffffff00,
  724. .pvr_value = 0x80010100,
  725. .cpu_name = "7455",
  726. .cpu_features = CPU_FTRS_7455_1,
  727. .cpu_user_features = COMMON_USER |
  728. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  729. .icache_bsize = 32,
  730. .dcache_bsize = 32,
  731. .num_pmcs = 6,
  732. .cpu_setup = __setup_cpu_745x,
  733. .oprofile_cpu_type = "ppc/7450",
  734. .oprofile_type = PPC_OPROFILE_G4,
  735. .platform = "ppc7450",
  736. },
  737. { /* 7455 rev 2.0 */
  738. .pvr_mask = 0xffffffff,
  739. .pvr_value = 0x80010200,
  740. .cpu_name = "7455",
  741. .cpu_features = CPU_FTRS_7455_20,
  742. .cpu_user_features = COMMON_USER |
  743. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  744. .icache_bsize = 32,
  745. .dcache_bsize = 32,
  746. .num_pmcs = 6,
  747. .cpu_setup = __setup_cpu_745x,
  748. .oprofile_cpu_type = "ppc/7450",
  749. .oprofile_type = PPC_OPROFILE_G4,
  750. .platform = "ppc7450",
  751. },
  752. { /* 7455 others */
  753. .pvr_mask = 0xffff0000,
  754. .pvr_value = 0x80010000,
  755. .cpu_name = "7455",
  756. .cpu_features = CPU_FTRS_7455,
  757. .cpu_user_features = COMMON_USER |
  758. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  759. .icache_bsize = 32,
  760. .dcache_bsize = 32,
  761. .num_pmcs = 6,
  762. .cpu_setup = __setup_cpu_745x,
  763. .oprofile_cpu_type = "ppc/7450",
  764. .oprofile_type = PPC_OPROFILE_G4,
  765. .platform = "ppc7450",
  766. },
  767. { /* 7447/7457 Rev 1.0 */
  768. .pvr_mask = 0xffffffff,
  769. .pvr_value = 0x80020100,
  770. .cpu_name = "7447/7457",
  771. .cpu_features = CPU_FTRS_7447_10,
  772. .cpu_user_features = COMMON_USER |
  773. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  774. .icache_bsize = 32,
  775. .dcache_bsize = 32,
  776. .num_pmcs = 6,
  777. .cpu_setup = __setup_cpu_745x,
  778. .oprofile_cpu_type = "ppc/7450",
  779. .oprofile_type = PPC_OPROFILE_G4,
  780. .platform = "ppc7450",
  781. },
  782. { /* 7447/7457 Rev 1.1 */
  783. .pvr_mask = 0xffffffff,
  784. .pvr_value = 0x80020101,
  785. .cpu_name = "7447/7457",
  786. .cpu_features = CPU_FTRS_7447_10,
  787. .cpu_user_features = COMMON_USER |
  788. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  789. .icache_bsize = 32,
  790. .dcache_bsize = 32,
  791. .num_pmcs = 6,
  792. .cpu_setup = __setup_cpu_745x,
  793. .oprofile_cpu_type = "ppc/7450",
  794. .oprofile_type = PPC_OPROFILE_G4,
  795. .platform = "ppc7450",
  796. },
  797. { /* 7447/7457 Rev 1.2 and later */
  798. .pvr_mask = 0xffff0000,
  799. .pvr_value = 0x80020000,
  800. .cpu_name = "7447/7457",
  801. .cpu_features = CPU_FTRS_7447,
  802. .cpu_user_features = COMMON_USER | PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  803. .icache_bsize = 32,
  804. .dcache_bsize = 32,
  805. .num_pmcs = 6,
  806. .cpu_setup = __setup_cpu_745x,
  807. .oprofile_cpu_type = "ppc/7450",
  808. .oprofile_type = PPC_OPROFILE_G4,
  809. .platform = "ppc7450",
  810. },
  811. { /* 7447A */
  812. .pvr_mask = 0xffff0000,
  813. .pvr_value = 0x80030000,
  814. .cpu_name = "7447A",
  815. .cpu_features = CPU_FTRS_7447A,
  816. .cpu_user_features = COMMON_USER |
  817. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  818. .icache_bsize = 32,
  819. .dcache_bsize = 32,
  820. .num_pmcs = 6,
  821. .cpu_setup = __setup_cpu_745x,
  822. .oprofile_cpu_type = "ppc/7450",
  823. .oprofile_type = PPC_OPROFILE_G4,
  824. .platform = "ppc7450",
  825. },
  826. { /* 7448 */
  827. .pvr_mask = 0xffff0000,
  828. .pvr_value = 0x80040000,
  829. .cpu_name = "7448",
  830. .cpu_features = CPU_FTRS_7448,
  831. .cpu_user_features = COMMON_USER |
  832. PPC_FEATURE_HAS_ALTIVEC_COMP | PPC_FEATURE_PPC_LE,
  833. .icache_bsize = 32,
  834. .dcache_bsize = 32,
  835. .num_pmcs = 6,
  836. .cpu_setup = __setup_cpu_745x,
  837. .oprofile_cpu_type = "ppc/7450",
  838. .oprofile_type = PPC_OPROFILE_G4,
  839. .platform = "ppc7450",
  840. },
  841. { /* 82xx (8240, 8245, 8260 are all 603e cores) */
  842. .pvr_mask = 0x7fff0000,
  843. .pvr_value = 0x00810000,
  844. .cpu_name = "82xx",
  845. .cpu_features = CPU_FTRS_82XX,
  846. .cpu_user_features = COMMON_USER,
  847. .icache_bsize = 32,
  848. .dcache_bsize = 32,
  849. .cpu_setup = __setup_cpu_603,
  850. .platform = "ppc603",
  851. },
  852. { /* All G2_LE (603e core, plus some) have the same pvr */
  853. .pvr_mask = 0x7fff0000,
  854. .pvr_value = 0x00820000,
  855. .cpu_name = "G2_LE",
  856. .cpu_features = CPU_FTRS_G2_LE,
  857. .cpu_user_features = COMMON_USER,
  858. .icache_bsize = 32,
  859. .dcache_bsize = 32,
  860. .cpu_setup = __setup_cpu_603,
  861. .platform = "ppc603",
  862. },
  863. { /* e300c1 (a 603e core, plus some) on 83xx */
  864. .pvr_mask = 0x7fff0000,
  865. .pvr_value = 0x00830000,
  866. .cpu_name = "e300c1",
  867. .cpu_features = CPU_FTRS_E300,
  868. .cpu_user_features = COMMON_USER,
  869. .icache_bsize = 32,
  870. .dcache_bsize = 32,
  871. .cpu_setup = __setup_cpu_603,
  872. .platform = "ppc603",
  873. },
  874. { /* e300c2 (an e300c1 core, plus some, minus FPU) on 83xx */
  875. .pvr_mask = 0x7fff0000,
  876. .pvr_value = 0x00840000,
  877. .cpu_name = "e300c2",
  878. .cpu_features = CPU_FTRS_E300C2,
  879. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  880. .icache_bsize = 32,
  881. .dcache_bsize = 32,
  882. .cpu_setup = __setup_cpu_603,
  883. .platform = "ppc603",
  884. },
  885. { /* e300c3 on 83xx */
  886. .pvr_mask = 0x7fff0000,
  887. .pvr_value = 0x00850000,
  888. .cpu_name = "e300c3",
  889. .cpu_features = CPU_FTRS_E300,
  890. .cpu_user_features = COMMON_USER,
  891. .icache_bsize = 32,
  892. .dcache_bsize = 32,
  893. .cpu_setup = __setup_cpu_603,
  894. .platform = "ppc603",
  895. },
  896. { /* default match, we assume split I/D cache & TB (non-601)... */
  897. .pvr_mask = 0x00000000,
  898. .pvr_value = 0x00000000,
  899. .cpu_name = "(generic PPC)",
  900. .cpu_features = CPU_FTRS_CLASSIC32,
  901. .cpu_user_features = COMMON_USER,
  902. .icache_bsize = 32,
  903. .dcache_bsize = 32,
  904. .platform = "ppc603",
  905. },
  906. #endif /* CLASSIC_PPC */
  907. #ifdef CONFIG_8xx
  908. { /* 8xx */
  909. .pvr_mask = 0xffff0000,
  910. .pvr_value = 0x00500000,
  911. .cpu_name = "8xx",
  912. /* CPU_FTR_MAYBE_CAN_DOZE is possible,
  913. * if the 8xx code is there.... */
  914. .cpu_features = CPU_FTRS_8XX,
  915. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  916. .icache_bsize = 16,
  917. .dcache_bsize = 16,
  918. .platform = "ppc823",
  919. },
  920. #endif /* CONFIG_8xx */
  921. #ifdef CONFIG_40x
  922. { /* 403GC */
  923. .pvr_mask = 0xffffff00,
  924. .pvr_value = 0x00200200,
  925. .cpu_name = "403GC",
  926. .cpu_features = CPU_FTRS_40X,
  927. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  928. .icache_bsize = 16,
  929. .dcache_bsize = 16,
  930. .platform = "ppc403",
  931. },
  932. { /* 403GCX */
  933. .pvr_mask = 0xffffff00,
  934. .pvr_value = 0x00201400,
  935. .cpu_name = "403GCX",
  936. .cpu_features = CPU_FTRS_40X,
  937. .cpu_user_features = PPC_FEATURE_32 |
  938. PPC_FEATURE_HAS_MMU | PPC_FEATURE_NO_TB,
  939. .icache_bsize = 16,
  940. .dcache_bsize = 16,
  941. .platform = "ppc403",
  942. },
  943. { /* 403G ?? */
  944. .pvr_mask = 0xffff0000,
  945. .pvr_value = 0x00200000,
  946. .cpu_name = "403G ??",
  947. .cpu_features = CPU_FTRS_40X,
  948. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  949. .icache_bsize = 16,
  950. .dcache_bsize = 16,
  951. .platform = "ppc403",
  952. },
  953. { /* 405GP */
  954. .pvr_mask = 0xffff0000,
  955. .pvr_value = 0x40110000,
  956. .cpu_name = "405GP",
  957. .cpu_features = CPU_FTRS_40X,
  958. .cpu_user_features = PPC_FEATURE_32 |
  959. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  960. .icache_bsize = 32,
  961. .dcache_bsize = 32,
  962. .platform = "ppc405",
  963. },
  964. { /* STB 03xxx */
  965. .pvr_mask = 0xffff0000,
  966. .pvr_value = 0x40130000,
  967. .cpu_name = "STB03xxx",
  968. .cpu_features = CPU_FTRS_40X,
  969. .cpu_user_features = PPC_FEATURE_32 |
  970. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  971. .icache_bsize = 32,
  972. .dcache_bsize = 32,
  973. .platform = "ppc405",
  974. },
  975. { /* STB 04xxx */
  976. .pvr_mask = 0xffff0000,
  977. .pvr_value = 0x41810000,
  978. .cpu_name = "STB04xxx",
  979. .cpu_features = CPU_FTRS_40X,
  980. .cpu_user_features = PPC_FEATURE_32 |
  981. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  982. .icache_bsize = 32,
  983. .dcache_bsize = 32,
  984. .platform = "ppc405",
  985. },
  986. { /* NP405L */
  987. .pvr_mask = 0xffff0000,
  988. .pvr_value = 0x41610000,
  989. .cpu_name = "NP405L",
  990. .cpu_features = CPU_FTRS_40X,
  991. .cpu_user_features = PPC_FEATURE_32 |
  992. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  993. .icache_bsize = 32,
  994. .dcache_bsize = 32,
  995. .platform = "ppc405",
  996. },
  997. { /* NP4GS3 */
  998. .pvr_mask = 0xffff0000,
  999. .pvr_value = 0x40B10000,
  1000. .cpu_name = "NP4GS3",
  1001. .cpu_features = CPU_FTRS_40X,
  1002. .cpu_user_features = PPC_FEATURE_32 |
  1003. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1004. .icache_bsize = 32,
  1005. .dcache_bsize = 32,
  1006. .platform = "ppc405",
  1007. },
  1008. { /* NP405H */
  1009. .pvr_mask = 0xffff0000,
  1010. .pvr_value = 0x41410000,
  1011. .cpu_name = "NP405H",
  1012. .cpu_features = CPU_FTRS_40X,
  1013. .cpu_user_features = PPC_FEATURE_32 |
  1014. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1015. .icache_bsize = 32,
  1016. .dcache_bsize = 32,
  1017. .platform = "ppc405",
  1018. },
  1019. { /* 405GPr */
  1020. .pvr_mask = 0xffff0000,
  1021. .pvr_value = 0x50910000,
  1022. .cpu_name = "405GPr",
  1023. .cpu_features = CPU_FTRS_40X,
  1024. .cpu_user_features = PPC_FEATURE_32 |
  1025. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1026. .icache_bsize = 32,
  1027. .dcache_bsize = 32,
  1028. .platform = "ppc405",
  1029. },
  1030. { /* STBx25xx */
  1031. .pvr_mask = 0xffff0000,
  1032. .pvr_value = 0x51510000,
  1033. .cpu_name = "STBx25xx",
  1034. .cpu_features = CPU_FTRS_40X,
  1035. .cpu_user_features = PPC_FEATURE_32 |
  1036. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1037. .icache_bsize = 32,
  1038. .dcache_bsize = 32,
  1039. .platform = "ppc405",
  1040. },
  1041. { /* 405LP */
  1042. .pvr_mask = 0xffff0000,
  1043. .pvr_value = 0x41F10000,
  1044. .cpu_name = "405LP",
  1045. .cpu_features = CPU_FTRS_40X,
  1046. .cpu_user_features = PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,
  1047. .icache_bsize = 32,
  1048. .dcache_bsize = 32,
  1049. .platform = "ppc405",
  1050. },
  1051. { /* Xilinx Virtex-II Pro */
  1052. .pvr_mask = 0xfffff000,
  1053. .pvr_value = 0x20010000,
  1054. .cpu_name = "Virtex-II Pro",
  1055. .cpu_features = CPU_FTRS_40X,
  1056. .cpu_user_features = PPC_FEATURE_32 |
  1057. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1058. .icache_bsize = 32,
  1059. .dcache_bsize = 32,
  1060. .platform = "ppc405",
  1061. },
  1062. { /* Xilinx Virtex-4 FX */
  1063. .pvr_mask = 0xfffff000,
  1064. .pvr_value = 0x20011000,
  1065. .cpu_name = "Virtex-4 FX",
  1066. .cpu_features = CPU_FTRS_40X,
  1067. .cpu_user_features = PPC_FEATURE_32 |
  1068. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1069. .icache_bsize = 32,
  1070. .dcache_bsize = 32,
  1071. .platform = "ppc405",
  1072. },
  1073. { /* 405EP */
  1074. .pvr_mask = 0xffff0000,
  1075. .pvr_value = 0x51210000,
  1076. .cpu_name = "405EP",
  1077. .cpu_features = CPU_FTRS_40X,
  1078. .cpu_user_features = PPC_FEATURE_32 |
  1079. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1080. .icache_bsize = 32,
  1081. .dcache_bsize = 32,
  1082. .platform = "ppc405",
  1083. },
  1084. { /* 405EX */
  1085. .pvr_mask = 0xffff0000,
  1086. .pvr_value = 0x12910000,
  1087. .cpu_name = "405EX",
  1088. .cpu_features = CPU_FTRS_40X,
  1089. .cpu_user_features = PPC_FEATURE_32 |
  1090. PPC_FEATURE_HAS_MMU | PPC_FEATURE_HAS_4xxMAC,
  1091. .icache_bsize = 32,
  1092. .dcache_bsize = 32,
  1093. .platform = "ppc405",
  1094. },
  1095. #endif /* CONFIG_40x */
  1096. #ifdef CONFIG_44x
  1097. {
  1098. .pvr_mask = 0xf0000fff,
  1099. .pvr_value = 0x40000850,
  1100. .cpu_name = "440GR Rev. A",
  1101. .cpu_features = CPU_FTRS_44X,
  1102. .cpu_user_features = COMMON_USER_BOOKE,
  1103. .icache_bsize = 32,
  1104. .dcache_bsize = 32,
  1105. .platform = "ppc440",
  1106. },
  1107. { /* Use logical PVR for 440EP (logical pvr = pvr | 0x8) */
  1108. .pvr_mask = 0xf0000fff,
  1109. .pvr_value = 0x40000858,
  1110. .cpu_name = "440EP Rev. A",
  1111. .cpu_features = CPU_FTRS_44X,
  1112. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1113. .icache_bsize = 32,
  1114. .dcache_bsize = 32,
  1115. .cpu_setup = __setup_cpu_440ep,
  1116. .platform = "ppc440",
  1117. },
  1118. {
  1119. .pvr_mask = 0xf0000fff,
  1120. .pvr_value = 0x400008d3,
  1121. .cpu_name = "440GR Rev. B",
  1122. .cpu_features = CPU_FTRS_44X,
  1123. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1124. .icache_bsize = 32,
  1125. .dcache_bsize = 32,
  1126. .platform = "ppc440",
  1127. },
  1128. { /* Use logical PVR for 440EP (logical pvr = pvr | 0x8) */
  1129. .pvr_mask = 0xf0000fff,
  1130. .pvr_value = 0x400008db,
  1131. .cpu_name = "440EP Rev. B",
  1132. .cpu_features = CPU_FTRS_44X,
  1133. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1134. .icache_bsize = 32,
  1135. .dcache_bsize = 32,
  1136. .cpu_setup = __setup_cpu_440ep,
  1137. .platform = "ppc440",
  1138. },
  1139. { /* 440GRX */
  1140. .pvr_mask = 0xf0000ffb,
  1141. .pvr_value = 0x200008D0,
  1142. .cpu_name = "440GRX",
  1143. .cpu_features = CPU_FTRS_44X,
  1144. .cpu_user_features = COMMON_USER_BOOKE,
  1145. .icache_bsize = 32,
  1146. .dcache_bsize = 32,
  1147. .cpu_setup = __setup_cpu_440grx,
  1148. .platform = "ppc440",
  1149. },
  1150. { /* Use logical PVR for 440EPx (logical pvr = pvr | 0x8) */
  1151. .pvr_mask = 0xf0000ffb,
  1152. .pvr_value = 0x200008D8,
  1153. .cpu_name = "440EPX",
  1154. .cpu_features = CPU_FTRS_44X,
  1155. .cpu_user_features = COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,
  1156. .icache_bsize = 32,
  1157. .dcache_bsize = 32,
  1158. .cpu_setup = __setup_cpu_440epx,
  1159. .platform = "ppc440",
  1160. },
  1161. { /* 440GP Rev. B */
  1162. .pvr_mask = 0xf0000fff,
  1163. .pvr_value = 0x40000440,
  1164. .cpu_name = "440GP Rev. B",
  1165. .cpu_features = CPU_FTRS_44X,
  1166. .cpu_user_features = COMMON_USER_BOOKE,
  1167. .icache_bsize = 32,
  1168. .dcache_bsize = 32,
  1169. .platform = "ppc440gp",
  1170. },
  1171. { /* 440GP Rev. C */
  1172. .pvr_mask = 0xf0000fff,
  1173. .pvr_value = 0x40000481,
  1174. .cpu_name = "440GP Rev. C",
  1175. .cpu_features = CPU_FTRS_44X,
  1176. .cpu_user_features = COMMON_USER_BOOKE,
  1177. .icache_bsize = 32,
  1178. .dcache_bsize = 32,
  1179. .platform = "ppc440gp",
  1180. },
  1181. { /* 440GX Rev. A */
  1182. .pvr_mask = 0xf0000fff,
  1183. .pvr_value = 0x50000850,
  1184. .cpu_name = "440GX Rev. A",
  1185. .cpu_features = CPU_FTRS_44X,
  1186. .cpu_user_features = COMMON_USER_BOOKE,
  1187. .icache_bsize = 32,
  1188. .dcache_bsize = 32,
  1189. .platform = "ppc440",
  1190. },
  1191. { /* 440GX Rev. B */
  1192. .pvr_mask = 0xf0000fff,
  1193. .pvr_value = 0x50000851,
  1194. .cpu_name = "440GX Rev. B",
  1195. .cpu_features = CPU_FTRS_44X,
  1196. .cpu_user_features = COMMON_USER_BOOKE,
  1197. .icache_bsize = 32,
  1198. .dcache_bsize = 32,
  1199. .platform = "ppc440",
  1200. },
  1201. { /* 440GX Rev. C */
  1202. .pvr_mask = 0xf0000fff,
  1203. .pvr_value = 0x50000892,
  1204. .cpu_name = "440GX Rev. C",
  1205. .cpu_features = CPU_FTRS_44X,
  1206. .cpu_user_features = COMMON_USER_BOOKE,
  1207. .icache_bsize = 32,
  1208. .dcache_bsize = 32,
  1209. .platform = "ppc440",
  1210. },
  1211. { /* 440GX Rev. F */
  1212. .pvr_mask = 0xf0000fff,
  1213. .pvr_value = 0x50000894,
  1214. .cpu_name = "440GX Rev. F",
  1215. .cpu_features = CPU_FTRS_44X,
  1216. .cpu_user_features = COMMON_USER_BOOKE,
  1217. .icache_bsize = 32,
  1218. .dcache_bsize = 32,
  1219. .platform = "ppc440",
  1220. },
  1221. { /* 440SP Rev. A */
  1222. .pvr_mask = 0xfff00fff,
  1223. .pvr_value = 0x53200891,
  1224. .cpu_name = "440SP Rev. A",
  1225. .cpu_features = CPU_FTRS_44X,
  1226. .cpu_user_features = COMMON_USER_BOOKE,
  1227. .icache_bsize = 32,
  1228. .dcache_bsize = 32,
  1229. .platform = "ppc440",
  1230. },
  1231. { /* 440SPe Rev. A */
  1232. .pvr_mask = 0xfff00fff,
  1233. .pvr_value = 0x53400890,
  1234. .cpu_name = "440SPe Rev. A",
  1235. .cpu_features = CPU_FTRS_44X,
  1236. .cpu_user_features = COMMON_USER_BOOKE,
  1237. .icache_bsize = 32,
  1238. .dcache_bsize = 32,
  1239. .platform = "ppc440",
  1240. },
  1241. { /* 440SPe Rev. B */
  1242. .pvr_mask = 0xfff00fff,
  1243. .pvr_value = 0x53400891,
  1244. .cpu_name = "440SPe Rev. B",
  1245. .cpu_features = CPU_FTRS_44X,
  1246. .cpu_user_features = COMMON_USER_BOOKE,
  1247. .icache_bsize = 32,
  1248. .dcache_bsize = 32,
  1249. .platform = "ppc440",
  1250. },
  1251. #endif /* CONFIG_44x */
  1252. #ifdef CONFIG_FSL_BOOKE
  1253. { /* e200z5 */
  1254. .pvr_mask = 0xfff00000,
  1255. .pvr_value = 0x81000000,
  1256. .cpu_name = "e200z5",
  1257. /* xxx - galak: add CPU_FTR_MAYBE_CAN_DOZE */
  1258. .cpu_features = CPU_FTRS_E200,
  1259. .cpu_user_features = COMMON_USER_BOOKE |
  1260. PPC_FEATURE_HAS_EFP_SINGLE |
  1261. PPC_FEATURE_UNIFIED_CACHE,
  1262. .dcache_bsize = 32,
  1263. .platform = "ppc5554",
  1264. },
  1265. { /* e200z6 */
  1266. .pvr_mask = 0xfff00000,
  1267. .pvr_value = 0x81100000,
  1268. .cpu_name = "e200z6",
  1269. /* xxx - galak: add CPU_FTR_MAYBE_CAN_DOZE */
  1270. .cpu_features = CPU_FTRS_E200,
  1271. .cpu_user_features = COMMON_USER_BOOKE |
  1272. PPC_FEATURE_HAS_SPE_COMP |
  1273. PPC_FEATURE_HAS_EFP_SINGLE_COMP |
  1274. PPC_FEATURE_UNIFIED_CACHE,
  1275. .dcache_bsize = 32,
  1276. .platform = "ppc5554",
  1277. },
  1278. { /* e500 */
  1279. .pvr_mask = 0xffff0000,
  1280. .pvr_value = 0x80200000,
  1281. .cpu_name = "e500",
  1282. /* xxx - galak: add CPU_FTR_MAYBE_CAN_DOZE */
  1283. .cpu_features = CPU_FTRS_E500,
  1284. .cpu_user_features = COMMON_USER_BOOKE |
  1285. PPC_FEATURE_HAS_SPE_COMP |
  1286. PPC_FEATURE_HAS_EFP_SINGLE_COMP,
  1287. .icache_bsize = 32,
  1288. .dcache_bsize = 32,
  1289. .num_pmcs = 4,
  1290. .oprofile_cpu_type = "ppc/e500",
  1291. .oprofile_type = PPC_OPROFILE_BOOKE,
  1292. .platform = "ppc8540",
  1293. },
  1294. { /* e500v2 */
  1295. .pvr_mask = 0xffff0000,
  1296. .pvr_value = 0x80210000,
  1297. .cpu_name = "e500v2",
  1298. /* xxx - galak: add CPU_FTR_MAYBE_CAN_DOZE */
  1299. .cpu_features = CPU_FTRS_E500_2,
  1300. .cpu_user_features = COMMON_USER_BOOKE |
  1301. PPC_FEATURE_HAS_SPE_COMP |
  1302. PPC_FEATURE_HAS_EFP_SINGLE_COMP |
  1303. PPC_FEATURE_HAS_EFP_DOUBLE_COMP,
  1304. .icache_bsize = 32,
  1305. .dcache_bsize = 32,
  1306. .num_pmcs = 4,
  1307. .oprofile_cpu_type = "ppc/e500",
  1308. .oprofile_type = PPC_OPROFILE_BOOKE,
  1309. .platform = "ppc8548",
  1310. },
  1311. #endif
  1312. #if !CLASSIC_PPC
  1313. { /* default match */
  1314. .pvr_mask = 0x00000000,
  1315. .pvr_value = 0x00000000,
  1316. .cpu_name = "(generic PPC)",
  1317. .cpu_features = CPU_FTRS_GENERIC_32,
  1318. .cpu_user_features = PPC_FEATURE_32,
  1319. .icache_bsize = 32,
  1320. .dcache_bsize = 32,
  1321. .platform = "powerpc",
  1322. }
  1323. #endif /* !CLASSIC_PPC */
  1324. #endif /* CONFIG_PPC32 */
  1325. };
  1326. static struct cpu_spec the_cpu_spec;
  1327. struct cpu_spec * __init identify_cpu(unsigned long offset, unsigned int pvr)
  1328. {
  1329. struct cpu_spec *s = cpu_specs;
  1330. struct cpu_spec *t = &the_cpu_spec;
  1331. int i;
  1332. s = PTRRELOC(s);
  1333. t = PTRRELOC(t);
  1334. for (i = 0; i < ARRAY_SIZE(cpu_specs); i++,s++)
  1335. if ((pvr & s->pvr_mask) == s->pvr_value) {
  1336. /*
  1337. * If we are overriding a previous value derived
  1338. * from the real PVR with a new value obtained
  1339. * using a logical PVR value, don't modify the
  1340. * performance monitor fields.
  1341. */
  1342. if (t->num_pmcs && !s->num_pmcs) {
  1343. t->cpu_name = s->cpu_name;
  1344. t->cpu_features = s->cpu_features;
  1345. t->cpu_user_features = s->cpu_user_features;
  1346. t->icache_bsize = s->icache_bsize;
  1347. t->dcache_bsize = s->dcache_bsize;
  1348. t->cpu_setup = s->cpu_setup;
  1349. t->cpu_restore = s->cpu_restore;
  1350. t->platform = s->platform;
  1351. } else
  1352. *t = *s;
  1353. *PTRRELOC(&cur_cpu_spec) = &the_cpu_spec;
  1354. #if defined(CONFIG_PPC64) || defined(CONFIG_BOOKE)
  1355. /* ppc64 and booke expect identify_cpu to also call
  1356. * setup_cpu for that processor. I will consolidate
  1357. * that at a later time, for now, just use #ifdef.
  1358. * we also don't need to PTRRELOC the function pointer
  1359. * on ppc64 and booke as we are running at 0 in real
  1360. * mode on ppc64 and reloc_offset is always 0 on booke.
  1361. */
  1362. if (s->cpu_setup) {
  1363. s->cpu_setup(offset, s);
  1364. }
  1365. #endif /* CONFIG_PPC64 || CONFIG_BOOKE */
  1366. return s;
  1367. }
  1368. BUG();
  1369. return NULL;
  1370. }
  1371. void do_feature_fixups(unsigned long value, void *fixup_start, void *fixup_end)
  1372. {
  1373. struct fixup_entry {
  1374. unsigned long mask;
  1375. unsigned long value;
  1376. long start_off;
  1377. long end_off;
  1378. } *fcur, *fend;
  1379. fcur = fixup_start;
  1380. fend = fixup_end;
  1381. for (; fcur < fend; fcur++) {
  1382. unsigned int *pstart, *pend, *p;
  1383. if ((value & fcur->mask) == fcur->value)
  1384. continue;
  1385. /* These PTRRELOCs will disappear once the new scheme for
  1386. * modules and vdso is implemented
  1387. */
  1388. pstart = ((unsigned int *)fcur) + (fcur->start_off / 4);
  1389. pend = ((unsigned int *)fcur) + (fcur->end_off / 4);
  1390. for (p = pstart; p < pend; p++) {
  1391. *p = 0x60000000u;
  1392. asm volatile ("dcbst 0, %0" : : "r" (p));
  1393. }
  1394. asm volatile ("sync" : : : "memory");
  1395. for (p = pstart; p < pend; p++)
  1396. asm volatile ("icbi 0,%0" : : "r" (p));
  1397. asm volatile ("sync; isync" : : : "memory");
  1398. }
  1399. }