walnut.dts 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198
  1. /*
  2. * Device Tree Source for IBM Walnut
  3. *
  4. * Copyright 2007 IBM Corp.
  5. * Josh Boyer <jwboyer@linux.vnet.ibm.com>
  6. *
  7. * This file is licensed under the terms of the GNU General Public
  8. * License version 2. This program is licensed "as is" without
  9. * any warranty of any kind, whether express or implied.
  10. */
  11. / {
  12. #address-cells = <1>;
  13. #size-cells = <1>;
  14. model = "ibm,walnut";
  15. compatible = "ibm,walnut";
  16. dcr-parent = <&/cpus/PowerPC,405GP@0>;
  17. cpus {
  18. #address-cells = <1>;
  19. #size-cells = <0>;
  20. PowerPC,405GP@0 {
  21. device_type = "cpu";
  22. reg = <0>;
  23. clock-frequency = <bebc200>; /* Filled in by zImage */
  24. timebase-frequency = <0>; /* Filled in by zImage */
  25. i-cache-line-size = <20>;
  26. d-cache-line-size = <20>;
  27. i-cache-size = <4000>;
  28. d-cache-size = <4000>;
  29. dcr-controller;
  30. dcr-access-method = "native";
  31. };
  32. };
  33. memory {
  34. device_type = "memory";
  35. reg = <0 0>; /* Filled in by zImage */
  36. };
  37. UIC0: interrupt-controller {
  38. compatible = "ibm,uic";
  39. interrupt-controller;
  40. cell-index = <0>;
  41. dcr-reg = <0c0 9>;
  42. #address-cells = <0>;
  43. #size-cells = <0>;
  44. #interrupt-cells = <2>;
  45. };
  46. plb {
  47. compatible = "ibm,plb3";
  48. #address-cells = <1>;
  49. #size-cells = <1>;
  50. ranges;
  51. clock-frequency = <0>; /* Filled in by zImage */
  52. SDRAM0: memory-controller {
  53. compatible = "ibm,sdram-405gp";
  54. dcr-reg = <010 2>;
  55. };
  56. MAL: mcmal {
  57. compatible = "ibm,mcmal-405gp", "ibm,mcmal";
  58. dcr-reg = <180 62>;
  59. num-tx-chans = <1>;
  60. num-rx-chans = <1>;
  61. interrupt-parent = <&UIC0>;
  62. interrupts = <
  63. b 4 /* TXEOB */
  64. c 4 /* RXEOB */
  65. a 4 /* SERR */
  66. d 4 /* TXDE */
  67. e 4 /* RXDE */>;
  68. };
  69. POB0: opb {
  70. compatible = "ibm,opb-405gp", "ibm,opb";
  71. #address-cells = <1>;
  72. #size-cells = <1>;
  73. ranges = <ef600000 ef600000 a00000>;
  74. dcr-reg = <0a0 5>;
  75. clock-frequency = <0>; /* Filled in by zImage */
  76. UART0: serial@ef600300 {
  77. device_type = "serial";
  78. compatible = "ns16550";
  79. reg = <ef600300 8>;
  80. virtual-reg = <ef600300>;
  81. clock-frequency = <0>; /* Filled in by zImage */
  82. current-speed = <2580>;
  83. interrupt-parent = <&UIC0>;
  84. interrupts = <0 4>;
  85. };
  86. UART1: serial@ef600400 {
  87. device_type = "serial";
  88. compatible = "ns16550";
  89. reg = <ef600400 8>;
  90. virtual-reg = <ef600400>;
  91. clock-frequency = <0>; /* Filled in by zImage */
  92. current-speed = <2580>;
  93. interrupt-parent = <&UIC0>;
  94. interrupts = <1 4>;
  95. };
  96. IIC: i2c@ef600500 {
  97. compatible = "ibm,iic-405gp", "ibm,iic";
  98. reg = <ef600500 11>;
  99. interrupt-parent = <&UIC0>;
  100. interrupts = <2 4>;
  101. };
  102. GPIO: gpio@ef600700 {
  103. compatible = "ibm,gpio-405gp";
  104. reg = <ef600700 20>;
  105. };
  106. EMAC: ethernet@ef600800 {
  107. linux,network-index = <0>;
  108. device_type = "network";
  109. compatible = "ibm,emac-405gp", "ibm,emac";
  110. interrupt-parent = <&UIC0>;
  111. interrupts = <
  112. f 4 /* Ethernet */
  113. 9 4 /* Ethernet Wake Up */>;
  114. local-mac-address = [000000000000]; /* Filled in by zImage */
  115. reg = <ef600800 70>;
  116. mal-device = <&MAL>;
  117. mal-tx-channel = <0>;
  118. mal-rx-channel = <0>;
  119. cell-index = <0>;
  120. max-frame-size = <5dc>;
  121. rx-fifo-size = <1000>;
  122. tx-fifo-size = <800>;
  123. phy-mode = "rmii";
  124. phy-map = <00000001>;
  125. };
  126. };
  127. EBC0: ebc {
  128. compatible = "ibm,ebc-405gp", "ibm,ebc";
  129. dcr-reg = <012 2>;
  130. #address-cells = <2>;
  131. #size-cells = <1>;
  132. /* The ranges property is supplied by the bootwrapper
  133. * and is based on the firmware's configuration of the
  134. * EBC bridge
  135. */
  136. clock-frequency = <0>; /* Filled in by zImage */
  137. sram@0,0 {
  138. reg = <0 0 80000>;
  139. };
  140. flash@0,80000 {
  141. compatible = "jedec-flash";
  142. bank-width = <1>;
  143. reg = <0 80000 80000>;
  144. #address-cells = <1>;
  145. #size-cells = <1>;
  146. partition@0 {
  147. label = "OpenBIOS";
  148. reg = <0 80000>;
  149. read-only;
  150. };
  151. };
  152. ds1743@1,0 {
  153. /* NVRAM and RTC */
  154. compatible = "ds1743";
  155. reg = <1 0 2000>;
  156. };
  157. keyboard@2,0 {
  158. compatible = "intel,82C42PC";
  159. reg = <2 0 2>;
  160. };
  161. ir@3,0 {
  162. compatible = "ti,TIR2000PAG";
  163. reg = <3 0 10>;
  164. };
  165. fpga@7,0 {
  166. compatible = "Walnut-FPGA";
  167. reg = <7 0 10>;
  168. virtual-reg = <f0300005>;
  169. };
  170. };
  171. };
  172. chosen {
  173. linux,stdout-path = "/plb/opb/serial@ef600300";
  174. };
  175. };