mpc834x_mds.dts 7.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347
  1. /*
  2. * MPC8349E MDS Device Tree Source
  3. *
  4. * Copyright 2005, 2006 Freescale Semiconductor Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. / {
  12. model = "MPC8349EMDS";
  13. compatible = "MPC8349EMDS", "MPC834xMDS", "MPC83xxMDS";
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. cpus {
  17. #address-cells = <1>;
  18. #size-cells = <0>;
  19. PowerPC,8349@0 {
  20. device_type = "cpu";
  21. reg = <0>;
  22. d-cache-line-size = <20>; // 32 bytes
  23. i-cache-line-size = <20>; // 32 bytes
  24. d-cache-size = <8000>; // L1, 32K
  25. i-cache-size = <8000>; // L1, 32K
  26. timebase-frequency = <0>; // from bootloader
  27. bus-frequency = <0>; // from bootloader
  28. clock-frequency = <0>; // from bootloader
  29. };
  30. };
  31. memory {
  32. device_type = "memory";
  33. reg = <00000000 10000000>; // 256MB at 0
  34. };
  35. bcsr@e2400000 {
  36. device_type = "board-control";
  37. reg = <e2400000 8000>;
  38. };
  39. soc8349@e0000000 {
  40. #address-cells = <1>;
  41. #size-cells = <1>;
  42. device_type = "soc";
  43. ranges = <0 e0000000 00100000>;
  44. reg = <e0000000 00000200>;
  45. bus-frequency = <0>;
  46. wdt@200 {
  47. device_type = "watchdog";
  48. compatible = "mpc83xx_wdt";
  49. reg = <200 100>;
  50. };
  51. i2c@3000 {
  52. #address-cells = <1>;
  53. #size-cells = <0>;
  54. device_type = "i2c";
  55. compatible = "fsl-i2c";
  56. reg = <3000 100>;
  57. interrupts = <e 8>;
  58. interrupt-parent = < &ipic >;
  59. dfsrr;
  60. rtc@68 {
  61. compatible = "dallas,ds1374";
  62. reg = <68>;
  63. };
  64. };
  65. i2c@3100 {
  66. #address-cells = <1>;
  67. #size-cells = <0>;
  68. device_type = "i2c";
  69. compatible = "fsl-i2c";
  70. reg = <3100 100>;
  71. interrupts = <f 8>;
  72. interrupt-parent = < &ipic >;
  73. dfsrr;
  74. };
  75. spi@7000 {
  76. device_type = "spi";
  77. compatible = "fsl_spi";
  78. reg = <7000 1000>;
  79. interrupts = <10 8>;
  80. interrupt-parent = < &ipic >;
  81. mode = "cpu";
  82. };
  83. /* phy type (ULPI or SERIAL) are only types supportted for MPH */
  84. /* port = 0 or 1 */
  85. usb@22000 {
  86. device_type = "usb";
  87. compatible = "fsl-usb2-mph";
  88. reg = <22000 1000>;
  89. #address-cells = <1>;
  90. #size-cells = <0>;
  91. interrupt-parent = < &ipic >;
  92. interrupts = <27 8>;
  93. phy_type = "ulpi";
  94. port1;
  95. };
  96. /* phy type (ULPI, UTMI, UTMI_WIDE, SERIAL) */
  97. usb@23000 {
  98. device_type = "usb";
  99. compatible = "fsl-usb2-dr";
  100. reg = <23000 1000>;
  101. #address-cells = <1>;
  102. #size-cells = <0>;
  103. interrupt-parent = < &ipic >;
  104. interrupts = <26 8>;
  105. dr_mode = "otg";
  106. phy_type = "ulpi";
  107. };
  108. mdio@24520 {
  109. device_type = "mdio";
  110. compatible = "gianfar";
  111. reg = <24520 20>;
  112. #address-cells = <1>;
  113. #size-cells = <0>;
  114. phy0: ethernet-phy@0 {
  115. interrupt-parent = < &ipic >;
  116. interrupts = <11 8>;
  117. reg = <0>;
  118. device_type = "ethernet-phy";
  119. };
  120. phy1: ethernet-phy@1 {
  121. interrupt-parent = < &ipic >;
  122. interrupts = <12 8>;
  123. reg = <1>;
  124. device_type = "ethernet-phy";
  125. };
  126. };
  127. ethernet@24000 {
  128. device_type = "network";
  129. model = "TSEC";
  130. compatible = "gianfar";
  131. reg = <24000 1000>;
  132. /*
  133. * address is deprecated and will be removed
  134. * in 2.6.25. Only recent versions of
  135. * U-Boot support local-mac-address, however.
  136. */
  137. address = [ 00 00 00 00 00 00 ];
  138. local-mac-address = [ 00 00 00 00 00 00 ];
  139. interrupts = <20 8 21 8 22 8>;
  140. interrupt-parent = < &ipic >;
  141. phy-handle = < &phy0 >;
  142. linux,network-index = <0>;
  143. };
  144. ethernet@25000 {
  145. #address-cells = <1>;
  146. #size-cells = <0>;
  147. device_type = "network";
  148. model = "TSEC";
  149. compatible = "gianfar";
  150. reg = <25000 1000>;
  151. /*
  152. * address is deprecated and will be removed
  153. * in 2.6.25. Only recent versions of
  154. * U-Boot support local-mac-address, however.
  155. */
  156. address = [ 00 00 00 00 00 00 ];
  157. local-mac-address = [ 00 00 00 00 00 00 ];
  158. interrupts = <23 8 24 8 25 8>;
  159. interrupt-parent = < &ipic >;
  160. phy-handle = < &phy1 >;
  161. linux,network-index = <1>;
  162. };
  163. serial@4500 {
  164. device_type = "serial";
  165. compatible = "ns16550";
  166. reg = <4500 100>;
  167. clock-frequency = <0>;
  168. interrupts = <9 8>;
  169. interrupt-parent = < &ipic >;
  170. };
  171. serial@4600 {
  172. device_type = "serial";
  173. compatible = "ns16550";
  174. reg = <4600 100>;
  175. clock-frequency = <0>;
  176. interrupts = <a 8>;
  177. interrupt-parent = < &ipic >;
  178. };
  179. /* May need to remove if on a part without crypto engine */
  180. crypto@30000 {
  181. device_type = "crypto";
  182. model = "SEC2";
  183. compatible = "talitos";
  184. reg = <30000 10000>;
  185. interrupts = <b 8>;
  186. interrupt-parent = < &ipic >;
  187. num-channels = <4>;
  188. channel-fifo-len = <18>;
  189. exec-units-mask = <0000007e>;
  190. /* desc mask is for rev2.0,
  191. * we need runtime fixup for >2.0 */
  192. descriptor-types-mask = <01010ebf>;
  193. };
  194. /* IPIC
  195. * interrupts cell = <intr #, sense>
  196. * sense values match linux IORESOURCE_IRQ_* defines:
  197. * sense == 8: Level, low assertion
  198. * sense == 2: Edge, high-to-low change
  199. */
  200. ipic: pic@700 {
  201. interrupt-controller;
  202. #address-cells = <0>;
  203. #interrupt-cells = <2>;
  204. reg = <700 100>;
  205. device_type = "ipic";
  206. };
  207. };
  208. pci@e0008500 {
  209. interrupt-map-mask = <f800 0 0 7>;
  210. interrupt-map = <
  211. /* IDSEL 0x11 */
  212. 8800 0 0 1 &ipic 14 8
  213. 8800 0 0 2 &ipic 15 8
  214. 8800 0 0 3 &ipic 16 8
  215. 8800 0 0 4 &ipic 17 8
  216. /* IDSEL 0x12 */
  217. 9000 0 0 1 &ipic 16 8
  218. 9000 0 0 2 &ipic 17 8
  219. 9000 0 0 3 &ipic 14 8
  220. 9000 0 0 4 &ipic 15 8
  221. /* IDSEL 0x13 */
  222. 9800 0 0 1 &ipic 17 8
  223. 9800 0 0 2 &ipic 14 8
  224. 9800 0 0 3 &ipic 15 8
  225. 9800 0 0 4 &ipic 16 8
  226. /* IDSEL 0x15 */
  227. a800 0 0 1 &ipic 14 8
  228. a800 0 0 2 &ipic 15 8
  229. a800 0 0 3 &ipic 16 8
  230. a800 0 0 4 &ipic 17 8
  231. /* IDSEL 0x16 */
  232. b000 0 0 1 &ipic 17 8
  233. b000 0 0 2 &ipic 14 8
  234. b000 0 0 3 &ipic 15 8
  235. b000 0 0 4 &ipic 16 8
  236. /* IDSEL 0x17 */
  237. b800 0 0 1 &ipic 16 8
  238. b800 0 0 2 &ipic 17 8
  239. b800 0 0 3 &ipic 14 8
  240. b800 0 0 4 &ipic 15 8
  241. /* IDSEL 0x18 */
  242. c000 0 0 1 &ipic 15 8
  243. c000 0 0 2 &ipic 16 8
  244. c000 0 0 3 &ipic 17 8
  245. c000 0 0 4 &ipic 14 8>;
  246. interrupt-parent = < &ipic >;
  247. interrupts = <42 8>;
  248. bus-range = <0 0>;
  249. ranges = <02000000 0 90000000 90000000 0 10000000
  250. 42000000 0 80000000 80000000 0 10000000
  251. 01000000 0 00000000 e2000000 0 00100000>;
  252. clock-frequency = <3f940aa>;
  253. #interrupt-cells = <1>;
  254. #size-cells = <2>;
  255. #address-cells = <3>;
  256. reg = <e0008500 100>;
  257. compatible = "fsl,mpc8349-pci";
  258. device_type = "pci";
  259. };
  260. pci@e0008600 {
  261. interrupt-map-mask = <f800 0 0 7>;
  262. interrupt-map = <
  263. /* IDSEL 0x11 */
  264. 8800 0 0 1 &ipic 14 8
  265. 8800 0 0 2 &ipic 15 8
  266. 8800 0 0 3 &ipic 16 8
  267. 8800 0 0 4 &ipic 17 8
  268. /* IDSEL 0x12 */
  269. 9000 0 0 1 &ipic 16 8
  270. 9000 0 0 2 &ipic 17 8
  271. 9000 0 0 3 &ipic 14 8
  272. 9000 0 0 4 &ipic 15 8
  273. /* IDSEL 0x13 */
  274. 9800 0 0 1 &ipic 17 8
  275. 9800 0 0 2 &ipic 14 8
  276. 9800 0 0 3 &ipic 15 8
  277. 9800 0 0 4 &ipic 16 8
  278. /* IDSEL 0x15 */
  279. a800 0 0 1 &ipic 14 8
  280. a800 0 0 2 &ipic 15 8
  281. a800 0 0 3 &ipic 16 8
  282. a800 0 0 4 &ipic 17 8
  283. /* IDSEL 0x16 */
  284. b000 0 0 1 &ipic 17 8
  285. b000 0 0 2 &ipic 14 8
  286. b000 0 0 3 &ipic 15 8
  287. b000 0 0 4 &ipic 16 8
  288. /* IDSEL 0x17 */
  289. b800 0 0 1 &ipic 16 8
  290. b800 0 0 2 &ipic 17 8
  291. b800 0 0 3 &ipic 14 8
  292. b800 0 0 4 &ipic 15 8
  293. /* IDSEL 0x18 */
  294. c000 0 0 1 &ipic 15 8
  295. c000 0 0 2 &ipic 16 8
  296. c000 0 0 3 &ipic 17 8
  297. c000 0 0 4 &ipic 14 8>;
  298. interrupt-parent = < &ipic >;
  299. interrupts = <42 8>;
  300. bus-range = <0 0>;
  301. ranges = <02000000 0 b0000000 b0000000 0 10000000
  302. 42000000 0 a0000000 a0000000 0 10000000
  303. 01000000 0 00000000 e2100000 0 00100000>;
  304. clock-frequency = <3f940aa>;
  305. #interrupt-cells = <1>;
  306. #size-cells = <2>;
  307. #address-cells = <3>;
  308. reg = <e0008600 100>;
  309. compatible = "fsl,mpc8349-pci";
  310. device_type = "pci";
  311. };
  312. };