cacheinit.c 1.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667
  1. /*
  2. * Copyright 2004-2007 Analog Devices Inc.
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License as published by
  6. * the Free Software Foundation; either version 2 of the License, or
  7. * (at your option) any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program; if not, see the file COPYING, or write
  16. * to the Free Software Foundation, Inc.,
  17. * 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
  18. */
  19. #include <linux/cpu.h>
  20. #include <asm/cacheflush.h>
  21. #include <asm/blackfin.h>
  22. #include <asm/cplb.h>
  23. #include <asm/cplbinit.h>
  24. #if defined(CONFIG_BFIN_ICACHE)
  25. void bfin_icache_init(void)
  26. {
  27. unsigned long *table = icplb_table;
  28. unsigned long ctrl;
  29. int i;
  30. for (i = 0; i < MAX_CPLBS; i++) {
  31. unsigned long addr = *table++;
  32. unsigned long data = *table++;
  33. if (addr == (unsigned long)-1)
  34. break;
  35. bfin_write32(ICPLB_ADDR0 + i * 4, addr);
  36. bfin_write32(ICPLB_DATA0 + i * 4, data);
  37. }
  38. ctrl = bfin_read_IMEM_CONTROL();
  39. ctrl |= IMC | ENICPLB;
  40. bfin_write_IMEM_CONTROL(ctrl);
  41. }
  42. #endif
  43. #if defined(CONFIG_BFIN_DCACHE)
  44. void bfin_dcache_init(void)
  45. {
  46. unsigned long *table = dcplb_table;
  47. unsigned long ctrl;
  48. int i;
  49. for (i = 0; i < MAX_CPLBS; i++) {
  50. unsigned long addr = *table++;
  51. unsigned long data = *table++;
  52. if (addr == (unsigned long)-1)
  53. break;
  54. bfin_write32(DCPLB_ADDR0 + i * 4, addr);
  55. bfin_write32(DCPLB_DATA0 + i * 4, data);
  56. }
  57. ctrl = bfin_read_DMEM_CONTROL();
  58. ctrl |= DMEM_CNTR;
  59. bfin_write_DMEM_CONTROL(ctrl);
  60. }
  61. #endif