cciss.h 7.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307
  1. #ifndef CCISS_H
  2. #define CCISS_H
  3. #include <linux/genhd.h>
  4. #include "cciss_cmd.h"
  5. #define NWD_SHIFT 4
  6. #define MAX_PART (1 << NWD_SHIFT)
  7. #define IO_OK 0
  8. #define IO_ERROR 1
  9. #define IO_NEEDS_RETRY 3
  10. #define VENDOR_LEN 8
  11. #define MODEL_LEN 16
  12. #define REV_LEN 4
  13. struct ctlr_info;
  14. typedef struct ctlr_info ctlr_info_t;
  15. struct access_method {
  16. void (*submit_command)(ctlr_info_t *h, CommandList_struct *c);
  17. void (*set_intr_mask)(ctlr_info_t *h, unsigned long val);
  18. unsigned long (*fifo_full)(ctlr_info_t *h);
  19. unsigned long (*intr_pending)(ctlr_info_t *h);
  20. unsigned long (*command_completed)(ctlr_info_t *h);
  21. };
  22. typedef struct _drive_info_struct
  23. {
  24. __u32 LunID;
  25. int usage_count;
  26. struct request_queue *queue;
  27. sector_t nr_blocks;
  28. int block_size;
  29. int heads;
  30. int sectors;
  31. int cylinders;
  32. int raid_level; /* set to -1 to indicate that
  33. * the drive is not in use/configured
  34. */
  35. int busy_configuring; /* This is set when a drive is being removed
  36. * to prevent it from being opened or it's
  37. * queue from being started.
  38. */
  39. struct device dev;
  40. __u8 serial_no[16]; /* from inquiry page 0x83,
  41. * not necc. null terminated.
  42. */
  43. char vendor[VENDOR_LEN + 1]; /* SCSI vendor string */
  44. char model[MODEL_LEN + 1]; /* SCSI model string */
  45. char rev[REV_LEN + 1]; /* SCSI revision string */
  46. } drive_info_struct;
  47. #ifdef CONFIG_CISS_SCSI_TAPE
  48. struct sendcmd_reject_list {
  49. int ncompletions;
  50. unsigned long *complete; /* array of NR_CMDS tags */
  51. };
  52. #endif
  53. struct ctlr_info
  54. {
  55. int ctlr;
  56. char devname[8];
  57. char *product_name;
  58. char firm_ver[4]; // Firmware version
  59. struct pci_dev *pdev;
  60. __u32 board_id;
  61. void __iomem *vaddr;
  62. unsigned long paddr;
  63. int nr_cmds; /* Number of commands allowed on this controller */
  64. CfgTable_struct __iomem *cfgtable;
  65. int interrupts_enabled;
  66. int major;
  67. int max_commands;
  68. int commands_outstanding;
  69. int max_outstanding; /* Debug */
  70. int num_luns;
  71. int highest_lun;
  72. int usage_count; /* number of opens all all minor devices */
  73. # define DOORBELL_INT 0
  74. # define PERF_MODE_INT 1
  75. # define SIMPLE_MODE_INT 2
  76. # define MEMQ_MODE_INT 3
  77. unsigned int intr[4];
  78. unsigned int msix_vector;
  79. unsigned int msi_vector;
  80. int cciss_max_sectors;
  81. BYTE cciss_read;
  82. BYTE cciss_write;
  83. BYTE cciss_read_capacity;
  84. // information about each logical volume
  85. drive_info_struct drv[CISS_MAX_LUN];
  86. struct access_method access;
  87. /* queue and queue Info */
  88. struct hlist_head reqQ;
  89. struct hlist_head cmpQ;
  90. unsigned int Qdepth;
  91. unsigned int maxQsinceinit;
  92. unsigned int maxSG;
  93. spinlock_t lock;
  94. //* pointers to command and error info pool */
  95. CommandList_struct *cmd_pool;
  96. dma_addr_t cmd_pool_dhandle;
  97. ErrorInfo_struct *errinfo_pool;
  98. dma_addr_t errinfo_pool_dhandle;
  99. unsigned long *cmd_pool_bits;
  100. int nr_allocs;
  101. int nr_frees;
  102. int busy_configuring;
  103. int busy_initializing;
  104. /* This element holds the zero based queue number of the last
  105. * queue to be started. It is used for fairness.
  106. */
  107. int next_to_run;
  108. // Disk structures we need to pass back
  109. struct gendisk *gendisk[CISS_MAX_LUN];
  110. #ifdef CONFIG_CISS_SCSI_TAPE
  111. void *scsi_ctlr; /* ptr to structure containing scsi related stuff */
  112. /* list of block side commands the scsi error handling sucked up */
  113. /* and saved for later processing */
  114. struct sendcmd_reject_list scsi_rejects;
  115. #endif
  116. unsigned char alive;
  117. struct completion *rescan_wait;
  118. struct task_struct *cciss_scan_thread;
  119. struct device dev;
  120. };
  121. /* Defining the diffent access_menthods */
  122. /*
  123. * Memory mapped FIFO interface (SMART 53xx cards)
  124. */
  125. #define SA5_DOORBELL 0x20
  126. #define SA5_REQUEST_PORT_OFFSET 0x40
  127. #define SA5_REPLY_INTR_MASK_OFFSET 0x34
  128. #define SA5_REPLY_PORT_OFFSET 0x44
  129. #define SA5_INTR_STATUS 0x30
  130. #define SA5_SCRATCHPAD_OFFSET 0xB0
  131. #define SA5_CTCFG_OFFSET 0xB4
  132. #define SA5_CTMEM_OFFSET 0xB8
  133. #define SA5_INTR_OFF 0x08
  134. #define SA5B_INTR_OFF 0x04
  135. #define SA5_INTR_PENDING 0x08
  136. #define SA5B_INTR_PENDING 0x04
  137. #define FIFO_EMPTY 0xffffffff
  138. #define CCISS_FIRMWARE_READY 0xffff0000 /* value in scratchpad register */
  139. #define CISS_ERROR_BIT 0x02
  140. #define CCISS_INTR_ON 1
  141. #define CCISS_INTR_OFF 0
  142. /*
  143. Send the command to the hardware
  144. */
  145. static void SA5_submit_command( ctlr_info_t *h, CommandList_struct *c)
  146. {
  147. #ifdef CCISS_DEBUG
  148. printk("Sending %x - down to controller\n", c->busaddr );
  149. #endif /* CCISS_DEBUG */
  150. writel(c->busaddr, h->vaddr + SA5_REQUEST_PORT_OFFSET);
  151. h->commands_outstanding++;
  152. if ( h->commands_outstanding > h->max_outstanding)
  153. h->max_outstanding = h->commands_outstanding;
  154. }
  155. /*
  156. * This card is the opposite of the other cards.
  157. * 0 turns interrupts on...
  158. * 0x08 turns them off...
  159. */
  160. static void SA5_intr_mask(ctlr_info_t *h, unsigned long val)
  161. {
  162. if (val)
  163. { /* Turn interrupts on */
  164. h->interrupts_enabled = 1;
  165. writel(0, h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
  166. } else /* Turn them off */
  167. {
  168. h->interrupts_enabled = 0;
  169. writel( SA5_INTR_OFF,
  170. h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
  171. }
  172. }
  173. /*
  174. * This card is the opposite of the other cards.
  175. * 0 turns interrupts on...
  176. * 0x04 turns them off...
  177. */
  178. static void SA5B_intr_mask(ctlr_info_t *h, unsigned long val)
  179. {
  180. if (val)
  181. { /* Turn interrupts on */
  182. h->interrupts_enabled = 1;
  183. writel(0, h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
  184. } else /* Turn them off */
  185. {
  186. h->interrupts_enabled = 0;
  187. writel( SA5B_INTR_OFF,
  188. h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
  189. }
  190. }
  191. /*
  192. * Returns true if fifo is full.
  193. *
  194. */
  195. static unsigned long SA5_fifo_full(ctlr_info_t *h)
  196. {
  197. if( h->commands_outstanding >= h->max_commands)
  198. return(1);
  199. else
  200. return(0);
  201. }
  202. /*
  203. * returns value read from hardware.
  204. * returns FIFO_EMPTY if there is nothing to read
  205. */
  206. static unsigned long SA5_completed(ctlr_info_t *h)
  207. {
  208. unsigned long register_value
  209. = readl(h->vaddr + SA5_REPLY_PORT_OFFSET);
  210. if(register_value != FIFO_EMPTY)
  211. {
  212. h->commands_outstanding--;
  213. #ifdef CCISS_DEBUG
  214. printk("cciss: Read %lx back from board\n", register_value);
  215. #endif /* CCISS_DEBUG */
  216. }
  217. #ifdef CCISS_DEBUG
  218. else
  219. {
  220. printk("cciss: FIFO Empty read\n");
  221. }
  222. #endif
  223. return ( register_value);
  224. }
  225. /*
  226. * Returns true if an interrupt is pending..
  227. */
  228. static unsigned long SA5_intr_pending(ctlr_info_t *h)
  229. {
  230. unsigned long register_value =
  231. readl(h->vaddr + SA5_INTR_STATUS);
  232. #ifdef CCISS_DEBUG
  233. printk("cciss: intr_pending %lx\n", register_value);
  234. #endif /* CCISS_DEBUG */
  235. if( register_value & SA5_INTR_PENDING)
  236. return 1;
  237. return 0 ;
  238. }
  239. /*
  240. * Returns true if an interrupt is pending..
  241. */
  242. static unsigned long SA5B_intr_pending(ctlr_info_t *h)
  243. {
  244. unsigned long register_value =
  245. readl(h->vaddr + SA5_INTR_STATUS);
  246. #ifdef CCISS_DEBUG
  247. printk("cciss: intr_pending %lx\n", register_value);
  248. #endif /* CCISS_DEBUG */
  249. if( register_value & SA5B_INTR_PENDING)
  250. return 1;
  251. return 0 ;
  252. }
  253. static struct access_method SA5_access = {
  254. SA5_submit_command,
  255. SA5_intr_mask,
  256. SA5_fifo_full,
  257. SA5_intr_pending,
  258. SA5_completed,
  259. };
  260. static struct access_method SA5B_access = {
  261. SA5_submit_command,
  262. SA5B_intr_mask,
  263. SA5_fifo_full,
  264. SA5B_intr_pending,
  265. SA5_completed,
  266. };
  267. struct board_type {
  268. __u32 board_id;
  269. char *product_name;
  270. struct access_method *access;
  271. int nr_cmds; /* Max cmds this kind of ctlr can handle. */
  272. };
  273. #define CCISS_LOCK(i) (&hba[i]->lock)
  274. #endif /* CCISS_H */