drm.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545
  1. /*
  2. * Copyright (C) 2012 Avionic Design GmbH
  3. * Copyright (C) 2012-2013 NVIDIA CORPORATION. All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. */
  9. #include <linux/host1x.h>
  10. #include "drm.h"
  11. #include "gem.h"
  12. #define DRIVER_NAME "tegra"
  13. #define DRIVER_DESC "NVIDIA Tegra graphics"
  14. #define DRIVER_DATE "20120330"
  15. #define DRIVER_MAJOR 0
  16. #define DRIVER_MINOR 0
  17. #define DRIVER_PATCHLEVEL 0
  18. struct tegra_drm_file {
  19. struct list_head contexts;
  20. };
  21. static int tegra_drm_load(struct drm_device *drm, unsigned long flags)
  22. {
  23. struct host1x_device *device = to_host1x_device(drm->dev);
  24. struct tegra_drm *tegra;
  25. int err;
  26. tegra = kzalloc(sizeof(*tegra), GFP_KERNEL);
  27. if (!tegra)
  28. return -ENOMEM;
  29. dev_set_drvdata(drm->dev, tegra);
  30. mutex_init(&tegra->clients_lock);
  31. INIT_LIST_HEAD(&tegra->clients);
  32. drm->dev_private = tegra;
  33. tegra->drm = drm;
  34. drm_mode_config_init(drm);
  35. err = host1x_device_init(device);
  36. if (err < 0)
  37. return err;
  38. /*
  39. * We don't use the drm_irq_install() helpers provided by the DRM
  40. * core, so we need to set this manually in order to allow the
  41. * DRM_IOCTL_WAIT_VBLANK to operate correctly.
  42. */
  43. drm->irq_enabled = true;
  44. err = drm_vblank_init(drm, drm->mode_config.num_crtc);
  45. if (err < 0)
  46. return err;
  47. err = tegra_drm_fb_init(drm);
  48. if (err < 0)
  49. return err;
  50. drm_kms_helper_poll_init(drm);
  51. return 0;
  52. }
  53. static int tegra_drm_unload(struct drm_device *drm)
  54. {
  55. struct host1x_device *device = to_host1x_device(drm->dev);
  56. int err;
  57. drm_kms_helper_poll_fini(drm);
  58. tegra_drm_fb_exit(drm);
  59. err = host1x_device_exit(device);
  60. if (err < 0)
  61. return err;
  62. drm_mode_config_cleanup(drm);
  63. return 0;
  64. }
  65. static int tegra_drm_open(struct drm_device *drm, struct drm_file *filp)
  66. {
  67. struct tegra_drm_file *fpriv;
  68. fpriv = kzalloc(sizeof(*fpriv), GFP_KERNEL);
  69. if (!fpriv)
  70. return -ENOMEM;
  71. INIT_LIST_HEAD(&fpriv->contexts);
  72. filp->driver_priv = fpriv;
  73. return 0;
  74. }
  75. static void tegra_drm_context_free(struct tegra_drm_context *context)
  76. {
  77. context->client->ops->close_channel(context);
  78. kfree(context);
  79. }
  80. static void tegra_drm_lastclose(struct drm_device *drm)
  81. {
  82. struct tegra_drm *tegra = drm->dev_private;
  83. tegra_fbdev_restore_mode(tegra->fbdev);
  84. }
  85. #ifdef CONFIG_DRM_TEGRA_STAGING
  86. static struct tegra_drm_context *tegra_drm_get_context(__u64 context)
  87. {
  88. return (struct tegra_drm_context *)(uintptr_t)context;
  89. }
  90. static bool tegra_drm_file_owns_context(struct tegra_drm_file *file,
  91. struct tegra_drm_context *context)
  92. {
  93. struct tegra_drm_context *ctx;
  94. list_for_each_entry(ctx, &file->contexts, list)
  95. if (ctx == context)
  96. return true;
  97. return false;
  98. }
  99. static int tegra_gem_create(struct drm_device *drm, void *data,
  100. struct drm_file *file)
  101. {
  102. struct drm_tegra_gem_create *args = data;
  103. struct tegra_bo *bo;
  104. bo = tegra_bo_create_with_handle(file, drm, args->size,
  105. &args->handle);
  106. if (IS_ERR(bo))
  107. return PTR_ERR(bo);
  108. return 0;
  109. }
  110. static int tegra_gem_mmap(struct drm_device *drm, void *data,
  111. struct drm_file *file)
  112. {
  113. struct drm_tegra_gem_mmap *args = data;
  114. struct drm_gem_object *gem;
  115. struct tegra_bo *bo;
  116. gem = drm_gem_object_lookup(drm, file, args->handle);
  117. if (!gem)
  118. return -EINVAL;
  119. bo = to_tegra_bo(gem);
  120. args->offset = drm_vma_node_offset_addr(&bo->gem.vma_node);
  121. drm_gem_object_unreference(gem);
  122. return 0;
  123. }
  124. static int tegra_syncpt_read(struct drm_device *drm, void *data,
  125. struct drm_file *file)
  126. {
  127. struct host1x *host = dev_get_drvdata(drm->dev->parent);
  128. struct drm_tegra_syncpt_read *args = data;
  129. struct host1x_syncpt *sp;
  130. sp = host1x_syncpt_get(host, args->id);
  131. if (!sp)
  132. return -EINVAL;
  133. args->value = host1x_syncpt_read_min(sp);
  134. return 0;
  135. }
  136. static int tegra_syncpt_incr(struct drm_device *drm, void *data,
  137. struct drm_file *file)
  138. {
  139. struct host1x *host1x = dev_get_drvdata(drm->dev->parent);
  140. struct drm_tegra_syncpt_incr *args = data;
  141. struct host1x_syncpt *sp;
  142. sp = host1x_syncpt_get(host1x, args->id);
  143. if (!sp)
  144. return -EINVAL;
  145. return host1x_syncpt_incr(sp);
  146. }
  147. static int tegra_syncpt_wait(struct drm_device *drm, void *data,
  148. struct drm_file *file)
  149. {
  150. struct host1x *host1x = dev_get_drvdata(drm->dev->parent);
  151. struct drm_tegra_syncpt_wait *args = data;
  152. struct host1x_syncpt *sp;
  153. sp = host1x_syncpt_get(host1x, args->id);
  154. if (!sp)
  155. return -EINVAL;
  156. return host1x_syncpt_wait(sp, args->thresh, args->timeout,
  157. &args->value);
  158. }
  159. static int tegra_open_channel(struct drm_device *drm, void *data,
  160. struct drm_file *file)
  161. {
  162. struct tegra_drm_file *fpriv = file->driver_priv;
  163. struct tegra_drm *tegra = drm->dev_private;
  164. struct drm_tegra_open_channel *args = data;
  165. struct tegra_drm_context *context;
  166. struct tegra_drm_client *client;
  167. int err = -ENODEV;
  168. context = kzalloc(sizeof(*context), GFP_KERNEL);
  169. if (!context)
  170. return -ENOMEM;
  171. list_for_each_entry(client, &tegra->clients, list)
  172. if (client->base.class == args->client) {
  173. err = client->ops->open_channel(client, context);
  174. if (err)
  175. break;
  176. list_add(&context->list, &fpriv->contexts);
  177. args->context = (uintptr_t)context;
  178. context->client = client;
  179. return 0;
  180. }
  181. kfree(context);
  182. return err;
  183. }
  184. static int tegra_close_channel(struct drm_device *drm, void *data,
  185. struct drm_file *file)
  186. {
  187. struct tegra_drm_file *fpriv = file->driver_priv;
  188. struct drm_tegra_close_channel *args = data;
  189. struct tegra_drm_context *context;
  190. context = tegra_drm_get_context(args->context);
  191. if (!tegra_drm_file_owns_context(fpriv, context))
  192. return -EINVAL;
  193. list_del(&context->list);
  194. tegra_drm_context_free(context);
  195. return 0;
  196. }
  197. static int tegra_get_syncpt(struct drm_device *drm, void *data,
  198. struct drm_file *file)
  199. {
  200. struct tegra_drm_file *fpriv = file->driver_priv;
  201. struct drm_tegra_get_syncpt *args = data;
  202. struct tegra_drm_context *context;
  203. struct host1x_syncpt *syncpt;
  204. context = tegra_drm_get_context(args->context);
  205. if (!tegra_drm_file_owns_context(fpriv, context))
  206. return -ENODEV;
  207. if (args->index >= context->client->base.num_syncpts)
  208. return -EINVAL;
  209. syncpt = context->client->base.syncpts[args->index];
  210. args->id = host1x_syncpt_id(syncpt);
  211. return 0;
  212. }
  213. static int tegra_submit(struct drm_device *drm, void *data,
  214. struct drm_file *file)
  215. {
  216. struct tegra_drm_file *fpriv = file->driver_priv;
  217. struct drm_tegra_submit *args = data;
  218. struct tegra_drm_context *context;
  219. context = tegra_drm_get_context(args->context);
  220. if (!tegra_drm_file_owns_context(fpriv, context))
  221. return -ENODEV;
  222. return context->client->ops->submit(context, args, drm, file);
  223. }
  224. #endif
  225. static const struct drm_ioctl_desc tegra_drm_ioctls[] = {
  226. #ifdef CONFIG_DRM_TEGRA_STAGING
  227. DRM_IOCTL_DEF_DRV(TEGRA_GEM_CREATE, tegra_gem_create, DRM_UNLOCKED | DRM_AUTH),
  228. DRM_IOCTL_DEF_DRV(TEGRA_GEM_MMAP, tegra_gem_mmap, DRM_UNLOCKED),
  229. DRM_IOCTL_DEF_DRV(TEGRA_SYNCPT_READ, tegra_syncpt_read, DRM_UNLOCKED),
  230. DRM_IOCTL_DEF_DRV(TEGRA_SYNCPT_INCR, tegra_syncpt_incr, DRM_UNLOCKED),
  231. DRM_IOCTL_DEF_DRV(TEGRA_SYNCPT_WAIT, tegra_syncpt_wait, DRM_UNLOCKED),
  232. DRM_IOCTL_DEF_DRV(TEGRA_OPEN_CHANNEL, tegra_open_channel, DRM_UNLOCKED),
  233. DRM_IOCTL_DEF_DRV(TEGRA_CLOSE_CHANNEL, tegra_close_channel, DRM_UNLOCKED),
  234. DRM_IOCTL_DEF_DRV(TEGRA_GET_SYNCPT, tegra_get_syncpt, DRM_UNLOCKED),
  235. DRM_IOCTL_DEF_DRV(TEGRA_SUBMIT, tegra_submit, DRM_UNLOCKED),
  236. #endif
  237. };
  238. static const struct file_operations tegra_drm_fops = {
  239. .owner = THIS_MODULE,
  240. .open = drm_open,
  241. .release = drm_release,
  242. .unlocked_ioctl = drm_ioctl,
  243. .mmap = tegra_drm_mmap,
  244. .poll = drm_poll,
  245. .read = drm_read,
  246. #ifdef CONFIG_COMPAT
  247. .compat_ioctl = drm_compat_ioctl,
  248. #endif
  249. .llseek = noop_llseek,
  250. };
  251. static struct drm_crtc *tegra_crtc_from_pipe(struct drm_device *drm, int pipe)
  252. {
  253. struct drm_crtc *crtc;
  254. list_for_each_entry(crtc, &drm->mode_config.crtc_list, head) {
  255. struct tegra_dc *dc = to_tegra_dc(crtc);
  256. if (dc->pipe == pipe)
  257. return crtc;
  258. }
  259. return NULL;
  260. }
  261. static u32 tegra_drm_get_vblank_counter(struct drm_device *dev, int crtc)
  262. {
  263. /* TODO: implement real hardware counter using syncpoints */
  264. return drm_vblank_count(dev, crtc);
  265. }
  266. static int tegra_drm_enable_vblank(struct drm_device *drm, int pipe)
  267. {
  268. struct drm_crtc *crtc = tegra_crtc_from_pipe(drm, pipe);
  269. struct tegra_dc *dc = to_tegra_dc(crtc);
  270. if (!crtc)
  271. return -ENODEV;
  272. tegra_dc_enable_vblank(dc);
  273. return 0;
  274. }
  275. static void tegra_drm_disable_vblank(struct drm_device *drm, int pipe)
  276. {
  277. struct drm_crtc *crtc = tegra_crtc_from_pipe(drm, pipe);
  278. struct tegra_dc *dc = to_tegra_dc(crtc);
  279. if (crtc)
  280. tegra_dc_disable_vblank(dc);
  281. }
  282. static void tegra_drm_preclose(struct drm_device *drm, struct drm_file *file)
  283. {
  284. struct tegra_drm_file *fpriv = file->driver_priv;
  285. struct tegra_drm_context *context, *tmp;
  286. struct drm_crtc *crtc;
  287. list_for_each_entry(crtc, &drm->mode_config.crtc_list, head)
  288. tegra_dc_cancel_page_flip(crtc, file);
  289. list_for_each_entry_safe(context, tmp, &fpriv->contexts, list)
  290. tegra_drm_context_free(context);
  291. kfree(fpriv);
  292. }
  293. #ifdef CONFIG_DEBUG_FS
  294. static int tegra_debugfs_framebuffers(struct seq_file *s, void *data)
  295. {
  296. struct drm_info_node *node = (struct drm_info_node *)s->private;
  297. struct drm_device *drm = node->minor->dev;
  298. struct drm_framebuffer *fb;
  299. mutex_lock(&drm->mode_config.fb_lock);
  300. list_for_each_entry(fb, &drm->mode_config.fb_list, head) {
  301. seq_printf(s, "%3d: user size: %d x %d, depth %d, %d bpp, refcount %d\n",
  302. fb->base.id, fb->width, fb->height, fb->depth,
  303. fb->bits_per_pixel,
  304. atomic_read(&fb->refcount.refcount));
  305. }
  306. mutex_unlock(&drm->mode_config.fb_lock);
  307. return 0;
  308. }
  309. static struct drm_info_list tegra_debugfs_list[] = {
  310. { "framebuffers", tegra_debugfs_framebuffers, 0 },
  311. };
  312. static int tegra_debugfs_init(struct drm_minor *minor)
  313. {
  314. return drm_debugfs_create_files(tegra_debugfs_list,
  315. ARRAY_SIZE(tegra_debugfs_list),
  316. minor->debugfs_root, minor);
  317. }
  318. static void tegra_debugfs_cleanup(struct drm_minor *minor)
  319. {
  320. drm_debugfs_remove_files(tegra_debugfs_list,
  321. ARRAY_SIZE(tegra_debugfs_list), minor);
  322. }
  323. #endif
  324. struct drm_driver tegra_drm_driver = {
  325. .driver_features = DRIVER_MODESET | DRIVER_GEM,
  326. .load = tegra_drm_load,
  327. .unload = tegra_drm_unload,
  328. .open = tegra_drm_open,
  329. .preclose = tegra_drm_preclose,
  330. .lastclose = tegra_drm_lastclose,
  331. .get_vblank_counter = tegra_drm_get_vblank_counter,
  332. .enable_vblank = tegra_drm_enable_vblank,
  333. .disable_vblank = tegra_drm_disable_vblank,
  334. #if defined(CONFIG_DEBUG_FS)
  335. .debugfs_init = tegra_debugfs_init,
  336. .debugfs_cleanup = tegra_debugfs_cleanup,
  337. #endif
  338. .gem_free_object = tegra_bo_free_object,
  339. .gem_vm_ops = &tegra_bo_vm_ops,
  340. .dumb_create = tegra_bo_dumb_create,
  341. .dumb_map_offset = tegra_bo_dumb_map_offset,
  342. .dumb_destroy = drm_gem_dumb_destroy,
  343. .ioctls = tegra_drm_ioctls,
  344. .num_ioctls = ARRAY_SIZE(tegra_drm_ioctls),
  345. .fops = &tegra_drm_fops,
  346. .name = DRIVER_NAME,
  347. .desc = DRIVER_DESC,
  348. .date = DRIVER_DATE,
  349. .major = DRIVER_MAJOR,
  350. .minor = DRIVER_MINOR,
  351. .patchlevel = DRIVER_PATCHLEVEL,
  352. };
  353. int tegra_drm_register_client(struct tegra_drm *tegra,
  354. struct tegra_drm_client *client)
  355. {
  356. mutex_lock(&tegra->clients_lock);
  357. list_add_tail(&client->list, &tegra->clients);
  358. mutex_unlock(&tegra->clients_lock);
  359. return 0;
  360. }
  361. int tegra_drm_unregister_client(struct tegra_drm *tegra,
  362. struct tegra_drm_client *client)
  363. {
  364. mutex_lock(&tegra->clients_lock);
  365. list_del_init(&client->list);
  366. mutex_unlock(&tegra->clients_lock);
  367. return 0;
  368. }
  369. static int host1x_drm_probe(struct host1x_device *device)
  370. {
  371. return drm_host1x_init(&tegra_drm_driver, device);
  372. }
  373. static int host1x_drm_remove(struct host1x_device *device)
  374. {
  375. drm_host1x_exit(&tegra_drm_driver, device);
  376. return 0;
  377. }
  378. static const struct of_device_id host1x_drm_subdevs[] = {
  379. { .compatible = "nvidia,tegra20-dc", },
  380. { .compatible = "nvidia,tegra20-hdmi", },
  381. { .compatible = "nvidia,tegra20-gr2d", },
  382. { .compatible = "nvidia,tegra30-dc", },
  383. { .compatible = "nvidia,tegra30-hdmi", },
  384. { .compatible = "nvidia,tegra30-gr2d", },
  385. { /* sentinel */ }
  386. };
  387. static struct host1x_driver host1x_drm_driver = {
  388. .name = "drm",
  389. .probe = host1x_drm_probe,
  390. .remove = host1x_drm_remove,
  391. .subdevs = host1x_drm_subdevs,
  392. };
  393. static int __init host1x_drm_init(void)
  394. {
  395. int err;
  396. err = host1x_driver_register(&host1x_drm_driver);
  397. if (err < 0)
  398. return err;
  399. err = platform_driver_register(&tegra_dc_driver);
  400. if (err < 0)
  401. goto unregister_host1x;
  402. err = platform_driver_register(&tegra_hdmi_driver);
  403. if (err < 0)
  404. goto unregister_dc;
  405. err = platform_driver_register(&tegra_gr2d_driver);
  406. if (err < 0)
  407. goto unregister_hdmi;
  408. return 0;
  409. unregister_hdmi:
  410. platform_driver_unregister(&tegra_hdmi_driver);
  411. unregister_dc:
  412. platform_driver_unregister(&tegra_dc_driver);
  413. unregister_host1x:
  414. host1x_driver_unregister(&host1x_drm_driver);
  415. return err;
  416. }
  417. module_init(host1x_drm_init);
  418. static void __exit host1x_drm_exit(void)
  419. {
  420. platform_driver_unregister(&tegra_gr2d_driver);
  421. platform_driver_unregister(&tegra_hdmi_driver);
  422. platform_driver_unregister(&tegra_dc_driver);
  423. host1x_driver_unregister(&host1x_drm_driver);
  424. }
  425. module_exit(host1x_drm_exit);
  426. MODULE_AUTHOR("Thierry Reding <thierry.reding@avionic-design.de>");
  427. MODULE_DESCRIPTION("NVIDIA Tegra DRM driver");
  428. MODULE_LICENSE("GPL v2");