Makefile.rules 1.1 KB

123456789101112131415161718192021222324252627
  1. # ===========================================================================
  2. # arch/um: Generic definitions
  3. # ===========================================================================
  4. USER_SINGLE_OBJS = $(foreach f,$(patsubst %.o,%,$(obj-y) $(obj-m)),$($(f)-objs))
  5. USER_OBJS += $(filter %_user.o,$(obj-y) $(obj-m) $(USER_SINGLE_OBJS))
  6. USER_OBJS := $(foreach file,$(USER_OBJS),$(obj)/$(file))
  7. $(USER_OBJS): c_flags = -Wp,-MD,$(depfile) $(USER_CFLAGS) $(CFLAGS_$(notdir $@))
  8. quiet_cmd_make_link = SYMLINK $@
  9. cmd_make_link = ln -sf $(srctree)/arch/$(SUBARCH)/$($(notdir $@)-dir)/$(notdir $@) $@
  10. # this needs to be before the foreach, because targets does not accept
  11. # complete paths like $(obj)/$(f). To make sure this works, use a := assignment,
  12. # or we will get $(obj)/$(f) in the "targets" value.
  13. # Also, this forces you to use the := syntax when assigning to targets.
  14. # Otherwise the line below will cause an infinite loop (if you don't know why,
  15. # just do it).
  16. targets := $(targets) $(SYMLINKS)
  17. SYMLINKS := $(foreach f,$(SYMLINKS),$(obj)/$(f))
  18. $(SYMLINKS): FORCE
  19. $(call if_changed,make_link)