iwl3945-base.c 120 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2010 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/sched.h>
  36. #include <linux/skbuff.h>
  37. #include <linux/netdevice.h>
  38. #include <linux/wireless.h>
  39. #include <linux/firmware.h>
  40. #include <linux/etherdevice.h>
  41. #include <linux/if_arp.h>
  42. #include <net/ieee80211_radiotap.h>
  43. #include <net/mac80211.h>
  44. #include <asm/div64.h>
  45. #define DRV_NAME "iwl3945"
  46. #include "iwl-fh.h"
  47. #include "iwl-3945-fh.h"
  48. #include "iwl-commands.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-3945.h"
  51. #include "iwl-core.h"
  52. #include "iwl-helpers.h"
  53. #include "iwl-dev.h"
  54. #include "iwl-spectrum.h"
  55. /*
  56. * module name, copyright, version, etc.
  57. */
  58. #define DRV_DESCRIPTION \
  59. "Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
  60. #ifdef CONFIG_IWLWIFI_DEBUG
  61. #define VD "d"
  62. #else
  63. #define VD
  64. #endif
  65. /*
  66. * add "s" to indicate spectrum measurement included.
  67. * we add it here to be consistent with previous releases in which
  68. * this was configurable.
  69. */
  70. #define DRV_VERSION IWLWIFI_VERSION VD "s"
  71. #define DRV_COPYRIGHT "Copyright(c) 2003-2010 Intel Corporation"
  72. #define DRV_AUTHOR "<ilw@linux.intel.com>"
  73. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  74. MODULE_VERSION(DRV_VERSION);
  75. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  76. MODULE_LICENSE("GPL");
  77. /* module parameters */
  78. struct iwl_mod_params iwl3945_mod_params = {
  79. .sw_crypto = 1,
  80. .restart_fw = 1,
  81. /* the rest are 0 by default */
  82. };
  83. /**
  84. * iwl3945_get_antenna_flags - Get antenna flags for RXON command
  85. * @priv: eeprom and antenna fields are used to determine antenna flags
  86. *
  87. * priv->eeprom39 is used to determine if antenna AUX/MAIN are reversed
  88. * iwl3945_mod_params.antenna specifies the antenna diversity mode:
  89. *
  90. * IWL_ANTENNA_DIVERSITY - NIC selects best antenna by itself
  91. * IWL_ANTENNA_MAIN - Force MAIN antenna
  92. * IWL_ANTENNA_AUX - Force AUX antenna
  93. */
  94. __le32 iwl3945_get_antenna_flags(const struct iwl_priv *priv)
  95. {
  96. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  97. switch (iwl3945_mod_params.antenna) {
  98. case IWL_ANTENNA_DIVERSITY:
  99. return 0;
  100. case IWL_ANTENNA_MAIN:
  101. if (eeprom->antenna_switch_type)
  102. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  103. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  104. case IWL_ANTENNA_AUX:
  105. if (eeprom->antenna_switch_type)
  106. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  107. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  108. }
  109. /* bad antenna selector value */
  110. IWL_ERR(priv, "Bad antenna selector value (0x%x)\n",
  111. iwl3945_mod_params.antenna);
  112. return 0; /* "diversity" is default if error */
  113. }
  114. static int iwl3945_set_ccmp_dynamic_key_info(struct iwl_priv *priv,
  115. struct ieee80211_key_conf *keyconf,
  116. u8 sta_id)
  117. {
  118. unsigned long flags;
  119. __le16 key_flags = 0;
  120. int ret;
  121. key_flags |= (STA_KEY_FLG_CCMP | STA_KEY_FLG_MAP_KEY_MSK);
  122. key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
  123. if (sta_id == priv->hw_params.bcast_sta_id)
  124. key_flags |= STA_KEY_MULTICAST_MSK;
  125. keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  126. keyconf->hw_key_idx = keyconf->keyidx;
  127. key_flags &= ~STA_KEY_FLG_INVALID;
  128. spin_lock_irqsave(&priv->sta_lock, flags);
  129. priv->stations[sta_id].keyinfo.alg = keyconf->alg;
  130. priv->stations[sta_id].keyinfo.keylen = keyconf->keylen;
  131. memcpy(priv->stations[sta_id].keyinfo.key, keyconf->key,
  132. keyconf->keylen);
  133. memcpy(priv->stations[sta_id].sta.key.key, keyconf->key,
  134. keyconf->keylen);
  135. if ((priv->stations[sta_id].sta.key.key_flags & STA_KEY_FLG_ENCRYPT_MSK)
  136. == STA_KEY_FLG_NO_ENC)
  137. priv->stations[sta_id].sta.key.key_offset =
  138. iwl_get_free_ucode_key_index(priv);
  139. /* else, we are overriding an existing key => no need to allocated room
  140. * in uCode. */
  141. WARN(priv->stations[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
  142. "no space for a new key");
  143. priv->stations[sta_id].sta.key.key_flags = key_flags;
  144. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  145. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  146. IWL_DEBUG_INFO(priv, "hwcrypto: modify ucode station key info\n");
  147. ret = iwl_send_add_sta(priv, &priv->stations[sta_id].sta, CMD_ASYNC);
  148. spin_unlock_irqrestore(&priv->sta_lock, flags);
  149. return ret;
  150. }
  151. static int iwl3945_set_tkip_dynamic_key_info(struct iwl_priv *priv,
  152. struct ieee80211_key_conf *keyconf,
  153. u8 sta_id)
  154. {
  155. return -EOPNOTSUPP;
  156. }
  157. static int iwl3945_set_wep_dynamic_key_info(struct iwl_priv *priv,
  158. struct ieee80211_key_conf *keyconf,
  159. u8 sta_id)
  160. {
  161. return -EOPNOTSUPP;
  162. }
  163. static int iwl3945_clear_sta_key_info(struct iwl_priv *priv, u8 sta_id)
  164. {
  165. unsigned long flags;
  166. spin_lock_irqsave(&priv->sta_lock, flags);
  167. memset(&priv->stations[sta_id].keyinfo, 0, sizeof(struct iwl_hw_key));
  168. memset(&priv->stations[sta_id].sta.key, 0,
  169. sizeof(struct iwl4965_keyinfo));
  170. priv->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
  171. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  172. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  173. spin_unlock_irqrestore(&priv->sta_lock, flags);
  174. IWL_DEBUG_INFO(priv, "hwcrypto: clear ucode station key info\n");
  175. iwl_send_add_sta(priv, &priv->stations[sta_id].sta, 0);
  176. return 0;
  177. }
  178. static int iwl3945_set_dynamic_key(struct iwl_priv *priv,
  179. struct ieee80211_key_conf *keyconf, u8 sta_id)
  180. {
  181. int ret = 0;
  182. keyconf->hw_key_idx = HW_KEY_DYNAMIC;
  183. switch (keyconf->alg) {
  184. case ALG_CCMP:
  185. ret = iwl3945_set_ccmp_dynamic_key_info(priv, keyconf, sta_id);
  186. break;
  187. case ALG_TKIP:
  188. ret = iwl3945_set_tkip_dynamic_key_info(priv, keyconf, sta_id);
  189. break;
  190. case ALG_WEP:
  191. ret = iwl3945_set_wep_dynamic_key_info(priv, keyconf, sta_id);
  192. break;
  193. default:
  194. IWL_ERR(priv, "Unknown alg: %s alg = %d\n", __func__, keyconf->alg);
  195. ret = -EINVAL;
  196. }
  197. IWL_DEBUG_WEP(priv, "Set dynamic key: alg= %d len=%d idx=%d sta=%d ret=%d\n",
  198. keyconf->alg, keyconf->keylen, keyconf->keyidx,
  199. sta_id, ret);
  200. return ret;
  201. }
  202. static int iwl3945_remove_static_key(struct iwl_priv *priv)
  203. {
  204. int ret = -EOPNOTSUPP;
  205. return ret;
  206. }
  207. static int iwl3945_set_static_key(struct iwl_priv *priv,
  208. struct ieee80211_key_conf *key)
  209. {
  210. if (key->alg == ALG_WEP)
  211. return -EOPNOTSUPP;
  212. IWL_ERR(priv, "Static key invalid: alg %d\n", key->alg);
  213. return -EINVAL;
  214. }
  215. static void iwl3945_clear_free_frames(struct iwl_priv *priv)
  216. {
  217. struct list_head *element;
  218. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  219. priv->frames_count);
  220. while (!list_empty(&priv->free_frames)) {
  221. element = priv->free_frames.next;
  222. list_del(element);
  223. kfree(list_entry(element, struct iwl3945_frame, list));
  224. priv->frames_count--;
  225. }
  226. if (priv->frames_count) {
  227. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  228. priv->frames_count);
  229. priv->frames_count = 0;
  230. }
  231. }
  232. static struct iwl3945_frame *iwl3945_get_free_frame(struct iwl_priv *priv)
  233. {
  234. struct iwl3945_frame *frame;
  235. struct list_head *element;
  236. if (list_empty(&priv->free_frames)) {
  237. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  238. if (!frame) {
  239. IWL_ERR(priv, "Could not allocate frame!\n");
  240. return NULL;
  241. }
  242. priv->frames_count++;
  243. return frame;
  244. }
  245. element = priv->free_frames.next;
  246. list_del(element);
  247. return list_entry(element, struct iwl3945_frame, list);
  248. }
  249. static void iwl3945_free_frame(struct iwl_priv *priv, struct iwl3945_frame *frame)
  250. {
  251. memset(frame, 0, sizeof(*frame));
  252. list_add(&frame->list, &priv->free_frames);
  253. }
  254. unsigned int iwl3945_fill_beacon_frame(struct iwl_priv *priv,
  255. struct ieee80211_hdr *hdr,
  256. int left)
  257. {
  258. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  259. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  260. (priv->iw_mode != NL80211_IFTYPE_AP)))
  261. return 0;
  262. if (priv->ibss_beacon->len > left)
  263. return 0;
  264. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  265. return priv->ibss_beacon->len;
  266. }
  267. static int iwl3945_send_beacon_cmd(struct iwl_priv *priv)
  268. {
  269. struct iwl3945_frame *frame;
  270. unsigned int frame_size;
  271. int rc;
  272. u8 rate;
  273. frame = iwl3945_get_free_frame(priv);
  274. if (!frame) {
  275. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  276. "command.\n");
  277. return -ENOMEM;
  278. }
  279. rate = iwl_rate_get_lowest_plcp(priv);
  280. frame_size = iwl3945_hw_get_beacon_cmd(priv, frame, rate);
  281. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  282. &frame->u.cmd[0]);
  283. iwl3945_free_frame(priv, frame);
  284. return rc;
  285. }
  286. static void iwl3945_unset_hw_params(struct iwl_priv *priv)
  287. {
  288. if (priv->_3945.shared_virt)
  289. dma_free_coherent(&priv->pci_dev->dev,
  290. sizeof(struct iwl3945_shared),
  291. priv->_3945.shared_virt,
  292. priv->_3945.shared_phys);
  293. }
  294. static void iwl3945_build_tx_cmd_hwcrypto(struct iwl_priv *priv,
  295. struct ieee80211_tx_info *info,
  296. struct iwl_device_cmd *cmd,
  297. struct sk_buff *skb_frag,
  298. int sta_id)
  299. {
  300. struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  301. struct iwl_hw_key *keyinfo = &priv->stations[sta_id].keyinfo;
  302. switch (keyinfo->alg) {
  303. case ALG_CCMP:
  304. tx_cmd->sec_ctl = TX_CMD_SEC_CCM;
  305. memcpy(tx_cmd->key, keyinfo->key, keyinfo->keylen);
  306. IWL_DEBUG_TX(priv, "tx_cmd with AES hwcrypto\n");
  307. break;
  308. case ALG_TKIP:
  309. break;
  310. case ALG_WEP:
  311. tx_cmd->sec_ctl = TX_CMD_SEC_WEP |
  312. (info->control.hw_key->hw_key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
  313. if (keyinfo->keylen == 13)
  314. tx_cmd->sec_ctl |= TX_CMD_SEC_KEY128;
  315. memcpy(&tx_cmd->key[3], keyinfo->key, keyinfo->keylen);
  316. IWL_DEBUG_TX(priv, "Configuring packet for WEP encryption "
  317. "with key %d\n", info->control.hw_key->hw_key_idx);
  318. break;
  319. default:
  320. IWL_ERR(priv, "Unknown encode alg %d\n", keyinfo->alg);
  321. break;
  322. }
  323. }
  324. /*
  325. * handle build REPLY_TX command notification.
  326. */
  327. static void iwl3945_build_tx_cmd_basic(struct iwl_priv *priv,
  328. struct iwl_device_cmd *cmd,
  329. struct ieee80211_tx_info *info,
  330. struct ieee80211_hdr *hdr, u8 std_id)
  331. {
  332. struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  333. __le32 tx_flags = tx_cmd->tx_flags;
  334. __le16 fc = hdr->frame_control;
  335. tx_cmd->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  336. if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
  337. tx_flags |= TX_CMD_FLG_ACK_MSK;
  338. if (ieee80211_is_mgmt(fc))
  339. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  340. if (ieee80211_is_probe_resp(fc) &&
  341. !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
  342. tx_flags |= TX_CMD_FLG_TSF_MSK;
  343. } else {
  344. tx_flags &= (~TX_CMD_FLG_ACK_MSK);
  345. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  346. }
  347. tx_cmd->sta_id = std_id;
  348. if (ieee80211_has_morefrags(fc))
  349. tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
  350. if (ieee80211_is_data_qos(fc)) {
  351. u8 *qc = ieee80211_get_qos_ctl(hdr);
  352. tx_cmd->tid_tspec = qc[0] & 0xf;
  353. tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
  354. } else {
  355. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  356. }
  357. priv->cfg->ops->utils->rts_tx_cmd_flag(info, &tx_flags);
  358. if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK))
  359. tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
  360. tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
  361. if (ieee80211_is_mgmt(fc)) {
  362. if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc))
  363. tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(3);
  364. else
  365. tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(2);
  366. } else {
  367. tx_cmd->timeout.pm_frame_timeout = 0;
  368. }
  369. tx_cmd->driver_txop = 0;
  370. tx_cmd->tx_flags = tx_flags;
  371. tx_cmd->next_frame_len = 0;
  372. }
  373. /*
  374. * start REPLY_TX command process
  375. */
  376. static int iwl3945_tx_skb(struct iwl_priv *priv, struct sk_buff *skb)
  377. {
  378. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  379. struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
  380. struct iwl3945_tx_cmd *tx_cmd;
  381. struct iwl_tx_queue *txq = NULL;
  382. struct iwl_queue *q = NULL;
  383. struct iwl_device_cmd *out_cmd;
  384. struct iwl_cmd_meta *out_meta;
  385. dma_addr_t phys_addr;
  386. dma_addr_t txcmd_phys;
  387. int txq_id = skb_get_queue_mapping(skb);
  388. u16 len, idx, len_org, hdr_len; /* TODO: len_org is not used */
  389. u8 id;
  390. u8 unicast;
  391. u8 sta_id;
  392. u8 tid = 0;
  393. u16 seq_number = 0;
  394. __le16 fc;
  395. u8 wait_write_ptr = 0;
  396. u8 *qc = NULL;
  397. unsigned long flags;
  398. spin_lock_irqsave(&priv->lock, flags);
  399. if (iwl_is_rfkill(priv)) {
  400. IWL_DEBUG_DROP(priv, "Dropping - RF KILL\n");
  401. goto drop_unlock;
  402. }
  403. if ((ieee80211_get_tx_rate(priv->hw, info)->hw_value & 0xFF) == IWL_INVALID_RATE) {
  404. IWL_ERR(priv, "ERROR: No TX rate available.\n");
  405. goto drop_unlock;
  406. }
  407. unicast = !is_multicast_ether_addr(hdr->addr1);
  408. id = 0;
  409. fc = hdr->frame_control;
  410. #ifdef CONFIG_IWLWIFI_DEBUG
  411. if (ieee80211_is_auth(fc))
  412. IWL_DEBUG_TX(priv, "Sending AUTH frame\n");
  413. else if (ieee80211_is_assoc_req(fc))
  414. IWL_DEBUG_TX(priv, "Sending ASSOC frame\n");
  415. else if (ieee80211_is_reassoc_req(fc))
  416. IWL_DEBUG_TX(priv, "Sending REASSOC frame\n");
  417. #endif
  418. spin_unlock_irqrestore(&priv->lock, flags);
  419. hdr_len = ieee80211_hdrlen(fc);
  420. /* Find (or create) index into station table for destination station */
  421. if (info->flags & IEEE80211_TX_CTL_INJECTED)
  422. sta_id = priv->hw_params.bcast_sta_id;
  423. else
  424. sta_id = iwl_get_sta_id(priv, hdr);
  425. if (sta_id == IWL_INVALID_STATION) {
  426. IWL_DEBUG_DROP(priv, "Dropping - INVALID STATION: %pM\n",
  427. hdr->addr1);
  428. goto drop;
  429. }
  430. IWL_DEBUG_RATE(priv, "station Id %d\n", sta_id);
  431. if (ieee80211_is_data_qos(fc)) {
  432. qc = ieee80211_get_qos_ctl(hdr);
  433. tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK;
  434. if (unlikely(tid >= MAX_TID_COUNT))
  435. goto drop;
  436. seq_number = priv->stations[sta_id].tid[tid].seq_number &
  437. IEEE80211_SCTL_SEQ;
  438. hdr->seq_ctrl = cpu_to_le16(seq_number) |
  439. (hdr->seq_ctrl &
  440. cpu_to_le16(IEEE80211_SCTL_FRAG));
  441. seq_number += 0x10;
  442. }
  443. /* Descriptor for chosen Tx queue */
  444. txq = &priv->txq[txq_id];
  445. q = &txq->q;
  446. if ((iwl_queue_space(q) < q->high_mark))
  447. goto drop;
  448. spin_lock_irqsave(&priv->lock, flags);
  449. idx = get_cmd_index(q, q->write_ptr, 0);
  450. /* Set up driver data for this TFD */
  451. memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl_tx_info));
  452. txq->txb[q->write_ptr].skb[0] = skb;
  453. /* Init first empty entry in queue's array of Tx/cmd buffers */
  454. out_cmd = txq->cmd[idx];
  455. out_meta = &txq->meta[idx];
  456. tx_cmd = (struct iwl3945_tx_cmd *)out_cmd->cmd.payload;
  457. memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
  458. memset(tx_cmd, 0, sizeof(*tx_cmd));
  459. /*
  460. * Set up the Tx-command (not MAC!) header.
  461. * Store the chosen Tx queue and TFD index within the sequence field;
  462. * after Tx, uCode's Tx response will return this value so driver can
  463. * locate the frame within the tx queue and do post-tx processing.
  464. */
  465. out_cmd->hdr.cmd = REPLY_TX;
  466. out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
  467. INDEX_TO_SEQ(q->write_ptr)));
  468. /* Copy MAC header from skb into command buffer */
  469. memcpy(tx_cmd->hdr, hdr, hdr_len);
  470. if (info->control.hw_key)
  471. iwl3945_build_tx_cmd_hwcrypto(priv, info, out_cmd, skb, sta_id);
  472. /* TODO need this for burst mode later on */
  473. iwl3945_build_tx_cmd_basic(priv, out_cmd, info, hdr, sta_id);
  474. /* set is_hcca to 0; it probably will never be implemented */
  475. iwl3945_hw_build_tx_cmd_rate(priv, out_cmd, info, hdr, sta_id, 0);
  476. /* Total # bytes to be transmitted */
  477. len = (u16)skb->len;
  478. tx_cmd->len = cpu_to_le16(len);
  479. iwl_dbg_log_tx_data_frame(priv, len, hdr);
  480. iwl_update_stats(priv, true, fc, len);
  481. tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
  482. tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
  483. if (!ieee80211_has_morefrags(hdr->frame_control)) {
  484. txq->need_update = 1;
  485. if (qc)
  486. priv->stations[sta_id].tid[tid].seq_number = seq_number;
  487. } else {
  488. wait_write_ptr = 1;
  489. txq->need_update = 0;
  490. }
  491. IWL_DEBUG_TX(priv, "sequence nr = 0X%x \n",
  492. le16_to_cpu(out_cmd->hdr.sequence));
  493. IWL_DEBUG_TX(priv, "tx_flags = 0X%x \n", le32_to_cpu(tx_cmd->tx_flags));
  494. iwl_print_hex_dump(priv, IWL_DL_TX, tx_cmd, sizeof(*tx_cmd));
  495. iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx_cmd->hdr,
  496. ieee80211_hdrlen(fc));
  497. /*
  498. * Use the first empty entry in this queue's command buffer array
  499. * to contain the Tx command and MAC header concatenated together
  500. * (payload data will be in another buffer).
  501. * Size of this varies, due to varying MAC header length.
  502. * If end is not dword aligned, we'll have 2 extra bytes at the end
  503. * of the MAC header (device reads on dword boundaries).
  504. * We'll tell device about this padding later.
  505. */
  506. len = sizeof(struct iwl3945_tx_cmd) +
  507. sizeof(struct iwl_cmd_header) + hdr_len;
  508. len_org = len;
  509. len = (len + 3) & ~3;
  510. if (len_org != len)
  511. len_org = 1;
  512. else
  513. len_org = 0;
  514. /* Physical address of this Tx command's header (not MAC header!),
  515. * within command buffer array. */
  516. txcmd_phys = pci_map_single(priv->pci_dev, &out_cmd->hdr,
  517. len, PCI_DMA_TODEVICE);
  518. /* we do not map meta data ... so we can safely access address to
  519. * provide to unmap command*/
  520. pci_unmap_addr_set(out_meta, mapping, txcmd_phys);
  521. pci_unmap_len_set(out_meta, len, len);
  522. /* Add buffer containing Tx command and MAC(!) header to TFD's
  523. * first entry */
  524. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  525. txcmd_phys, len, 1, 0);
  526. /* Set up TFD's 2nd entry to point directly to remainder of skb,
  527. * if any (802.11 null frames have no payload). */
  528. len = skb->len - hdr_len;
  529. if (len) {
  530. phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
  531. len, PCI_DMA_TODEVICE);
  532. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  533. phys_addr, len,
  534. 0, U32_PAD(len));
  535. }
  536. /* Tell device the write index *just past* this latest filled TFD */
  537. q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
  538. iwl_txq_update_write_ptr(priv, txq);
  539. spin_unlock_irqrestore(&priv->lock, flags);
  540. if ((iwl_queue_space(q) < q->high_mark)
  541. && priv->mac80211_registered) {
  542. if (wait_write_ptr) {
  543. spin_lock_irqsave(&priv->lock, flags);
  544. txq->need_update = 1;
  545. iwl_txq_update_write_ptr(priv, txq);
  546. spin_unlock_irqrestore(&priv->lock, flags);
  547. }
  548. iwl_stop_queue(priv, skb_get_queue_mapping(skb));
  549. }
  550. return 0;
  551. drop_unlock:
  552. spin_unlock_irqrestore(&priv->lock, flags);
  553. drop:
  554. return -1;
  555. }
  556. #define BEACON_TIME_MASK_LOW 0x00FFFFFF
  557. #define BEACON_TIME_MASK_HIGH 0xFF000000
  558. #define TIME_UNIT 1024
  559. /*
  560. * extended beacon time format
  561. * time in usec will be changed into a 32-bit value in 8:24 format
  562. * the high 1 byte is the beacon counts
  563. * the lower 3 bytes is the time in usec within one beacon interval
  564. */
  565. static u32 iwl3945_usecs_to_beacons(u32 usec, u32 beacon_interval)
  566. {
  567. u32 quot;
  568. u32 rem;
  569. u32 interval = beacon_interval * 1024;
  570. if (!interval || !usec)
  571. return 0;
  572. quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24);
  573. rem = (usec % interval) & BEACON_TIME_MASK_LOW;
  574. return (quot << 24) + rem;
  575. }
  576. /* base is usually what we get from ucode with each received frame,
  577. * the same as HW timer counter counting down
  578. */
  579. static __le32 iwl3945_add_beacon_time(u32 base, u32 addon, u32 beacon_interval)
  580. {
  581. u32 base_low = base & BEACON_TIME_MASK_LOW;
  582. u32 addon_low = addon & BEACON_TIME_MASK_LOW;
  583. u32 interval = beacon_interval * TIME_UNIT;
  584. u32 res = (base & BEACON_TIME_MASK_HIGH) +
  585. (addon & BEACON_TIME_MASK_HIGH);
  586. if (base_low > addon_low)
  587. res += base_low - addon_low;
  588. else if (base_low < addon_low) {
  589. res += interval + base_low - addon_low;
  590. res += (1 << 24);
  591. } else
  592. res += (1 << 24);
  593. return cpu_to_le32(res);
  594. }
  595. static int iwl3945_get_measurement(struct iwl_priv *priv,
  596. struct ieee80211_measurement_params *params,
  597. u8 type)
  598. {
  599. struct iwl_spectrum_cmd spectrum;
  600. struct iwl_rx_packet *pkt;
  601. struct iwl_host_cmd cmd = {
  602. .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
  603. .data = (void *)&spectrum,
  604. .flags = CMD_WANT_SKB,
  605. };
  606. u32 add_time = le64_to_cpu(params->start_time);
  607. int rc;
  608. int spectrum_resp_status;
  609. int duration = le16_to_cpu(params->duration);
  610. if (iwl_is_associated(priv))
  611. add_time =
  612. iwl3945_usecs_to_beacons(
  613. le64_to_cpu(params->start_time) - priv->_3945.last_tsf,
  614. le16_to_cpu(priv->rxon_timing.beacon_interval));
  615. memset(&spectrum, 0, sizeof(spectrum));
  616. spectrum.channel_count = cpu_to_le16(1);
  617. spectrum.flags =
  618. RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
  619. spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
  620. cmd.len = sizeof(spectrum);
  621. spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
  622. if (iwl_is_associated(priv))
  623. spectrum.start_time =
  624. iwl3945_add_beacon_time(priv->_3945.last_beacon_time,
  625. add_time,
  626. le16_to_cpu(priv->rxon_timing.beacon_interval));
  627. else
  628. spectrum.start_time = 0;
  629. spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
  630. spectrum.channels[0].channel = params->channel;
  631. spectrum.channels[0].type = type;
  632. if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)
  633. spectrum.flags |= RXON_FLG_BAND_24G_MSK |
  634. RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
  635. rc = iwl_send_cmd_sync(priv, &cmd);
  636. if (rc)
  637. return rc;
  638. pkt = (struct iwl_rx_packet *)cmd.reply_page;
  639. if (pkt->hdr.flags & IWL_CMD_FAILED_MSK) {
  640. IWL_ERR(priv, "Bad return from REPLY_RX_ON_ASSOC command\n");
  641. rc = -EIO;
  642. }
  643. spectrum_resp_status = le16_to_cpu(pkt->u.spectrum.status);
  644. switch (spectrum_resp_status) {
  645. case 0: /* Command will be handled */
  646. if (pkt->u.spectrum.id != 0xff) {
  647. IWL_DEBUG_INFO(priv, "Replaced existing measurement: %d\n",
  648. pkt->u.spectrum.id);
  649. priv->measurement_status &= ~MEASUREMENT_READY;
  650. }
  651. priv->measurement_status |= MEASUREMENT_ACTIVE;
  652. rc = 0;
  653. break;
  654. case 1: /* Command will not be handled */
  655. rc = -EAGAIN;
  656. break;
  657. }
  658. iwl_free_pages(priv, cmd.reply_page);
  659. return rc;
  660. }
  661. static void iwl3945_rx_reply_alive(struct iwl_priv *priv,
  662. struct iwl_rx_mem_buffer *rxb)
  663. {
  664. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  665. struct iwl_alive_resp *palive;
  666. struct delayed_work *pwork;
  667. palive = &pkt->u.alive_frame;
  668. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  669. "0x%01X 0x%01X\n",
  670. palive->is_valid, palive->ver_type,
  671. palive->ver_subtype);
  672. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  673. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  674. memcpy(&priv->card_alive_init, &pkt->u.alive_frame,
  675. sizeof(struct iwl_alive_resp));
  676. pwork = &priv->init_alive_start;
  677. } else {
  678. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  679. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  680. sizeof(struct iwl_alive_resp));
  681. pwork = &priv->alive_start;
  682. iwl3945_disable_events(priv);
  683. }
  684. /* We delay the ALIVE response by 5ms to
  685. * give the HW RF Kill time to activate... */
  686. if (palive->is_valid == UCODE_VALID_OK)
  687. queue_delayed_work(priv->workqueue, pwork,
  688. msecs_to_jiffies(5));
  689. else
  690. IWL_WARN(priv, "uCode did not respond OK.\n");
  691. }
  692. static void iwl3945_rx_reply_add_sta(struct iwl_priv *priv,
  693. struct iwl_rx_mem_buffer *rxb)
  694. {
  695. #ifdef CONFIG_IWLWIFI_DEBUG
  696. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  697. #endif
  698. IWL_DEBUG_RX(priv, "Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
  699. return;
  700. }
  701. static void iwl3945_bg_beacon_update(struct work_struct *work)
  702. {
  703. struct iwl_priv *priv =
  704. container_of(work, struct iwl_priv, beacon_update);
  705. struct sk_buff *beacon;
  706. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  707. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  708. if (!beacon) {
  709. IWL_ERR(priv, "update beacon failed\n");
  710. return;
  711. }
  712. mutex_lock(&priv->mutex);
  713. /* new beacon skb is allocated every time; dispose previous.*/
  714. if (priv->ibss_beacon)
  715. dev_kfree_skb(priv->ibss_beacon);
  716. priv->ibss_beacon = beacon;
  717. mutex_unlock(&priv->mutex);
  718. iwl3945_send_beacon_cmd(priv);
  719. }
  720. static void iwl3945_rx_beacon_notif(struct iwl_priv *priv,
  721. struct iwl_rx_mem_buffer *rxb)
  722. {
  723. #ifdef CONFIG_IWLWIFI_DEBUG
  724. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  725. struct iwl3945_beacon_notif *beacon = &(pkt->u.beacon_status);
  726. u8 rate = beacon->beacon_notify_hdr.rate;
  727. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  728. "tsf %d %d rate %d\n",
  729. le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
  730. beacon->beacon_notify_hdr.failure_frame,
  731. le32_to_cpu(beacon->ibss_mgr_status),
  732. le32_to_cpu(beacon->high_tsf),
  733. le32_to_cpu(beacon->low_tsf), rate);
  734. #endif
  735. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  736. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  737. queue_work(priv->workqueue, &priv->beacon_update);
  738. }
  739. /* Handle notification from uCode that card's power state is changing
  740. * due to software, hardware, or critical temperature RFKILL */
  741. static void iwl3945_rx_card_state_notif(struct iwl_priv *priv,
  742. struct iwl_rx_mem_buffer *rxb)
  743. {
  744. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  745. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  746. unsigned long status = priv->status;
  747. IWL_WARN(priv, "Card state received: HW:%s SW:%s\n",
  748. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  749. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  750. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  751. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  752. if (flags & HW_CARD_DISABLED)
  753. set_bit(STATUS_RF_KILL_HW, &priv->status);
  754. else
  755. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  756. iwl_scan_cancel(priv);
  757. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  758. test_bit(STATUS_RF_KILL_HW, &priv->status)))
  759. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  760. test_bit(STATUS_RF_KILL_HW, &priv->status));
  761. else
  762. wake_up_interruptible(&priv->wait_command_queue);
  763. }
  764. /**
  765. * iwl3945_setup_rx_handlers - Initialize Rx handler callbacks
  766. *
  767. * Setup the RX handlers for each of the reply types sent from the uCode
  768. * to the host.
  769. *
  770. * This function chains into the hardware specific files for them to setup
  771. * any hardware specific handlers as well.
  772. */
  773. static void iwl3945_setup_rx_handlers(struct iwl_priv *priv)
  774. {
  775. priv->rx_handlers[REPLY_ALIVE] = iwl3945_rx_reply_alive;
  776. priv->rx_handlers[REPLY_ADD_STA] = iwl3945_rx_reply_add_sta;
  777. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  778. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  779. priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
  780. iwl_rx_spectrum_measure_notif;
  781. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  782. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  783. iwl_rx_pm_debug_statistics_notif;
  784. priv->rx_handlers[BEACON_NOTIFICATION] = iwl3945_rx_beacon_notif;
  785. /*
  786. * The same handler is used for both the REPLY to a discrete
  787. * statistics request from the host as well as for the periodic
  788. * statistics notifications (after received beacons) from the uCode.
  789. */
  790. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl3945_hw_rx_statistics;
  791. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl3945_hw_rx_statistics;
  792. iwl_setup_rx_scan_handlers(priv);
  793. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl3945_rx_card_state_notif;
  794. /* Set up hardware specific Rx handlers */
  795. iwl3945_hw_rx_handler_setup(priv);
  796. }
  797. /************************** RX-FUNCTIONS ****************************/
  798. /*
  799. * Rx theory of operation
  800. *
  801. * The host allocates 32 DMA target addresses and passes the host address
  802. * to the firmware at register IWL_RFDS_TABLE_LOWER + N * RFD_SIZE where N is
  803. * 0 to 31
  804. *
  805. * Rx Queue Indexes
  806. * The host/firmware share two index registers for managing the Rx buffers.
  807. *
  808. * The READ index maps to the first position that the firmware may be writing
  809. * to -- the driver can read up to (but not including) this position and get
  810. * good data.
  811. * The READ index is managed by the firmware once the card is enabled.
  812. *
  813. * The WRITE index maps to the last position the driver has read from -- the
  814. * position preceding WRITE is the last slot the firmware can place a packet.
  815. *
  816. * The queue is empty (no good data) if WRITE = READ - 1, and is full if
  817. * WRITE = READ.
  818. *
  819. * During initialization, the host sets up the READ queue position to the first
  820. * INDEX position, and WRITE to the last (READ - 1 wrapped)
  821. *
  822. * When the firmware places a packet in a buffer, it will advance the READ index
  823. * and fire the RX interrupt. The driver can then query the READ index and
  824. * process as many packets as possible, moving the WRITE index forward as it
  825. * resets the Rx queue buffers with new memory.
  826. *
  827. * The management in the driver is as follows:
  828. * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
  829. * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
  830. * to replenish the iwl->rxq->rx_free.
  831. * + In iwl3945_rx_replenish (scheduled) if 'processed' != 'read' then the
  832. * iwl->rxq is replenished and the READ INDEX is updated (updating the
  833. * 'processed' and 'read' driver indexes as well)
  834. * + A received packet is processed and handed to the kernel network stack,
  835. * detached from the iwl->rxq. The driver 'processed' index is updated.
  836. * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
  837. * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
  838. * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
  839. * were enough free buffers and RX_STALLED is set it is cleared.
  840. *
  841. *
  842. * Driver sequence:
  843. *
  844. * iwl3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
  845. * iwl3945_rx_queue_restock
  846. * iwl3945_rx_queue_restock() Moves available buffers from rx_free into Rx
  847. * queue, updates firmware pointers, and updates
  848. * the WRITE index. If insufficient rx_free buffers
  849. * are available, schedules iwl3945_rx_replenish
  850. *
  851. * -- enable interrupts --
  852. * ISR - iwl3945_rx() Detach iwl_rx_mem_buffers from pool up to the
  853. * READ INDEX, detaching the SKB from the pool.
  854. * Moves the packet buffer from queue to rx_used.
  855. * Calls iwl3945_rx_queue_restock to refill any empty
  856. * slots.
  857. * ...
  858. *
  859. */
  860. /**
  861. * iwl3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
  862. */
  863. static inline __le32 iwl3945_dma_addr2rbd_ptr(struct iwl_priv *priv,
  864. dma_addr_t dma_addr)
  865. {
  866. return cpu_to_le32((u32)dma_addr);
  867. }
  868. /**
  869. * iwl3945_rx_queue_restock - refill RX queue from pre-allocated pool
  870. *
  871. * If there are slots in the RX queue that need to be restocked,
  872. * and we have free pre-allocated buffers, fill the ranks as much
  873. * as we can, pulling from rx_free.
  874. *
  875. * This moves the 'write' index forward to catch up with 'processed', and
  876. * also updates the memory address in the firmware to reference the new
  877. * target buffer.
  878. */
  879. static void iwl3945_rx_queue_restock(struct iwl_priv *priv)
  880. {
  881. struct iwl_rx_queue *rxq = &priv->rxq;
  882. struct list_head *element;
  883. struct iwl_rx_mem_buffer *rxb;
  884. unsigned long flags;
  885. int write;
  886. spin_lock_irqsave(&rxq->lock, flags);
  887. write = rxq->write & ~0x7;
  888. while ((iwl_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
  889. /* Get next free Rx buffer, remove from free list */
  890. element = rxq->rx_free.next;
  891. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  892. list_del(element);
  893. /* Point to Rx buffer via next RBD in circular buffer */
  894. rxq->bd[rxq->write] = iwl3945_dma_addr2rbd_ptr(priv, rxb->page_dma);
  895. rxq->queue[rxq->write] = rxb;
  896. rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
  897. rxq->free_count--;
  898. }
  899. spin_unlock_irqrestore(&rxq->lock, flags);
  900. /* If the pre-allocated buffer pool is dropping low, schedule to
  901. * refill it */
  902. if (rxq->free_count <= RX_LOW_WATERMARK)
  903. queue_work(priv->workqueue, &priv->rx_replenish);
  904. /* If we've added more space for the firmware to place data, tell it.
  905. * Increment device's write pointer in multiples of 8. */
  906. if ((rxq->write_actual != (rxq->write & ~0x7))
  907. || (abs(rxq->write - rxq->read) > 7)) {
  908. spin_lock_irqsave(&rxq->lock, flags);
  909. rxq->need_update = 1;
  910. spin_unlock_irqrestore(&rxq->lock, flags);
  911. iwl_rx_queue_update_write_ptr(priv, rxq);
  912. }
  913. }
  914. /**
  915. * iwl3945_rx_replenish - Move all used packet from rx_used to rx_free
  916. *
  917. * When moving to rx_free an SKB is allocated for the slot.
  918. *
  919. * Also restock the Rx queue via iwl3945_rx_queue_restock.
  920. * This is called as a scheduled work item (except for during initialization)
  921. */
  922. static void iwl3945_rx_allocate(struct iwl_priv *priv, gfp_t priority)
  923. {
  924. struct iwl_rx_queue *rxq = &priv->rxq;
  925. struct list_head *element;
  926. struct iwl_rx_mem_buffer *rxb;
  927. struct page *page;
  928. unsigned long flags;
  929. gfp_t gfp_mask = priority;
  930. while (1) {
  931. spin_lock_irqsave(&rxq->lock, flags);
  932. if (list_empty(&rxq->rx_used)) {
  933. spin_unlock_irqrestore(&rxq->lock, flags);
  934. return;
  935. }
  936. spin_unlock_irqrestore(&rxq->lock, flags);
  937. if (rxq->free_count > RX_LOW_WATERMARK)
  938. gfp_mask |= __GFP_NOWARN;
  939. if (priv->hw_params.rx_page_order > 0)
  940. gfp_mask |= __GFP_COMP;
  941. /* Alloc a new receive buffer */
  942. page = alloc_pages(gfp_mask, priv->hw_params.rx_page_order);
  943. if (!page) {
  944. if (net_ratelimit())
  945. IWL_DEBUG_INFO(priv, "Failed to allocate SKB buffer.\n");
  946. if ((rxq->free_count <= RX_LOW_WATERMARK) &&
  947. net_ratelimit())
  948. IWL_CRIT(priv, "Failed to allocate SKB buffer with %s. Only %u free buffers remaining.\n",
  949. priority == GFP_ATOMIC ? "GFP_ATOMIC" : "GFP_KERNEL",
  950. rxq->free_count);
  951. /* We don't reschedule replenish work here -- we will
  952. * call the restock method and if it still needs
  953. * more buffers it will schedule replenish */
  954. break;
  955. }
  956. spin_lock_irqsave(&rxq->lock, flags);
  957. if (list_empty(&rxq->rx_used)) {
  958. spin_unlock_irqrestore(&rxq->lock, flags);
  959. __free_pages(page, priv->hw_params.rx_page_order);
  960. return;
  961. }
  962. element = rxq->rx_used.next;
  963. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  964. list_del(element);
  965. spin_unlock_irqrestore(&rxq->lock, flags);
  966. rxb->page = page;
  967. /* Get physical address of RB/SKB */
  968. rxb->page_dma = pci_map_page(priv->pci_dev, page, 0,
  969. PAGE_SIZE << priv->hw_params.rx_page_order,
  970. PCI_DMA_FROMDEVICE);
  971. spin_lock_irqsave(&rxq->lock, flags);
  972. list_add_tail(&rxb->list, &rxq->rx_free);
  973. rxq->free_count++;
  974. priv->alloc_rxb_page++;
  975. spin_unlock_irqrestore(&rxq->lock, flags);
  976. }
  977. }
  978. void iwl3945_rx_queue_reset(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  979. {
  980. unsigned long flags;
  981. int i;
  982. spin_lock_irqsave(&rxq->lock, flags);
  983. INIT_LIST_HEAD(&rxq->rx_free);
  984. INIT_LIST_HEAD(&rxq->rx_used);
  985. /* Fill the rx_used queue with _all_ of the Rx buffers */
  986. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
  987. /* In the reset function, these buffers may have been allocated
  988. * to an SKB, so we need to unmap and free potential storage */
  989. if (rxq->pool[i].page != NULL) {
  990. pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
  991. PAGE_SIZE << priv->hw_params.rx_page_order,
  992. PCI_DMA_FROMDEVICE);
  993. __iwl_free_pages(priv, rxq->pool[i].page);
  994. rxq->pool[i].page = NULL;
  995. }
  996. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  997. }
  998. /* Set us so that we have processed and used all buffers, but have
  999. * not restocked the Rx queue with fresh buffers */
  1000. rxq->read = rxq->write = 0;
  1001. rxq->write_actual = 0;
  1002. rxq->free_count = 0;
  1003. spin_unlock_irqrestore(&rxq->lock, flags);
  1004. }
  1005. void iwl3945_rx_replenish(void *data)
  1006. {
  1007. struct iwl_priv *priv = data;
  1008. unsigned long flags;
  1009. iwl3945_rx_allocate(priv, GFP_KERNEL);
  1010. spin_lock_irqsave(&priv->lock, flags);
  1011. iwl3945_rx_queue_restock(priv);
  1012. spin_unlock_irqrestore(&priv->lock, flags);
  1013. }
  1014. static void iwl3945_rx_replenish_now(struct iwl_priv *priv)
  1015. {
  1016. iwl3945_rx_allocate(priv, GFP_ATOMIC);
  1017. iwl3945_rx_queue_restock(priv);
  1018. }
  1019. /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
  1020. * If an SKB has been detached, the POOL needs to have its SKB set to NULL
  1021. * This free routine walks the list of POOL entries and if SKB is set to
  1022. * non NULL it is unmapped and freed
  1023. */
  1024. static void iwl3945_rx_queue_free(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  1025. {
  1026. int i;
  1027. for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
  1028. if (rxq->pool[i].page != NULL) {
  1029. pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
  1030. PAGE_SIZE << priv->hw_params.rx_page_order,
  1031. PCI_DMA_FROMDEVICE);
  1032. __iwl_free_pages(priv, rxq->pool[i].page);
  1033. rxq->pool[i].page = NULL;
  1034. }
  1035. }
  1036. dma_free_coherent(&priv->pci_dev->dev, 4 * RX_QUEUE_SIZE, rxq->bd,
  1037. rxq->dma_addr);
  1038. dma_free_coherent(&priv->pci_dev->dev, sizeof(struct iwl_rb_status),
  1039. rxq->rb_stts, rxq->rb_stts_dma);
  1040. rxq->bd = NULL;
  1041. rxq->rb_stts = NULL;
  1042. }
  1043. /* Convert linear signal-to-noise ratio into dB */
  1044. static u8 ratio2dB[100] = {
  1045. /* 0 1 2 3 4 5 6 7 8 9 */
  1046. 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
  1047. 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
  1048. 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
  1049. 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
  1050. 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
  1051. 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
  1052. 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
  1053. 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
  1054. 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
  1055. 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
  1056. };
  1057. /* Calculates a relative dB value from a ratio of linear
  1058. * (i.e. not dB) signal levels.
  1059. * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
  1060. int iwl3945_calc_db_from_ratio(int sig_ratio)
  1061. {
  1062. /* 1000:1 or higher just report as 60 dB */
  1063. if (sig_ratio >= 1000)
  1064. return 60;
  1065. /* 100:1 or higher, divide by 10 and use table,
  1066. * add 20 dB to make up for divide by 10 */
  1067. if (sig_ratio >= 100)
  1068. return 20 + (int)ratio2dB[sig_ratio/10];
  1069. /* We shouldn't see this */
  1070. if (sig_ratio < 1)
  1071. return 0;
  1072. /* Use table for ratios 1:1 - 99:1 */
  1073. return (int)ratio2dB[sig_ratio];
  1074. }
  1075. /**
  1076. * iwl3945_rx_handle - Main entry function for receiving responses from uCode
  1077. *
  1078. * Uses the priv->rx_handlers callback function array to invoke
  1079. * the appropriate handlers, including command responses,
  1080. * frame-received notifications, and other notifications.
  1081. */
  1082. static void iwl3945_rx_handle(struct iwl_priv *priv)
  1083. {
  1084. struct iwl_rx_mem_buffer *rxb;
  1085. struct iwl_rx_packet *pkt;
  1086. struct iwl_rx_queue *rxq = &priv->rxq;
  1087. u32 r, i;
  1088. int reclaim;
  1089. unsigned long flags;
  1090. u8 fill_rx = 0;
  1091. u32 count = 8;
  1092. int total_empty = 0;
  1093. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  1094. * buffer that the driver may process (last buffer filled by ucode). */
  1095. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  1096. i = rxq->read;
  1097. /* calculate total frames need to be restock after handling RX */
  1098. total_empty = r - rxq->write_actual;
  1099. if (total_empty < 0)
  1100. total_empty += RX_QUEUE_SIZE;
  1101. if (total_empty > (RX_QUEUE_SIZE / 2))
  1102. fill_rx = 1;
  1103. /* Rx interrupt, but nothing sent from uCode */
  1104. if (i == r)
  1105. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  1106. while (i != r) {
  1107. rxb = rxq->queue[i];
  1108. /* If an RXB doesn't have a Rx queue slot associated with it,
  1109. * then a bug has been introduced in the queue refilling
  1110. * routines -- catch it here */
  1111. BUG_ON(rxb == NULL);
  1112. rxq->queue[i] = NULL;
  1113. pci_unmap_page(priv->pci_dev, rxb->page_dma,
  1114. PAGE_SIZE << priv->hw_params.rx_page_order,
  1115. PCI_DMA_FROMDEVICE);
  1116. pkt = rxb_addr(rxb);
  1117. trace_iwlwifi_dev_rx(priv, pkt,
  1118. le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
  1119. /* Reclaim a command buffer only if this packet is a response
  1120. * to a (driver-originated) command.
  1121. * If the packet (e.g. Rx frame) originated from uCode,
  1122. * there is no command buffer to reclaim.
  1123. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  1124. * but apparently a few don't get set; catch them here. */
  1125. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  1126. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  1127. (pkt->hdr.cmd != REPLY_TX);
  1128. /* Based on type of command response or notification,
  1129. * handle those that need handling via function in
  1130. * rx_handlers table. See iwl3945_setup_rx_handlers() */
  1131. if (priv->rx_handlers[pkt->hdr.cmd]) {
  1132. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r, i,
  1133. get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  1134. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  1135. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  1136. } else {
  1137. /* No handling needed */
  1138. IWL_DEBUG_RX(priv,
  1139. "r %d i %d No handler needed for %s, 0x%02x\n",
  1140. r, i, get_cmd_string(pkt->hdr.cmd),
  1141. pkt->hdr.cmd);
  1142. }
  1143. /*
  1144. * XXX: After here, we should always check rxb->page
  1145. * against NULL before touching it or its virtual
  1146. * memory (pkt). Because some rx_handler might have
  1147. * already taken or freed the pages.
  1148. */
  1149. if (reclaim) {
  1150. /* Invoke any callbacks, transfer the buffer to caller,
  1151. * and fire off the (possibly) blocking iwl_send_cmd()
  1152. * as we reclaim the driver command queue */
  1153. if (rxb->page)
  1154. iwl_tx_cmd_complete(priv, rxb);
  1155. else
  1156. IWL_WARN(priv, "Claim null rxb?\n");
  1157. }
  1158. /* Reuse the page if possible. For notification packets and
  1159. * SKBs that fail to Rx correctly, add them back into the
  1160. * rx_free list for reuse later. */
  1161. spin_lock_irqsave(&rxq->lock, flags);
  1162. if (rxb->page != NULL) {
  1163. rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
  1164. 0, PAGE_SIZE << priv->hw_params.rx_page_order,
  1165. PCI_DMA_FROMDEVICE);
  1166. list_add_tail(&rxb->list, &rxq->rx_free);
  1167. rxq->free_count++;
  1168. } else
  1169. list_add_tail(&rxb->list, &rxq->rx_used);
  1170. spin_unlock_irqrestore(&rxq->lock, flags);
  1171. i = (i + 1) & RX_QUEUE_MASK;
  1172. /* If there are a lot of unused frames,
  1173. * restock the Rx queue so ucode won't assert. */
  1174. if (fill_rx) {
  1175. count++;
  1176. if (count >= 8) {
  1177. rxq->read = i;
  1178. iwl3945_rx_replenish_now(priv);
  1179. count = 0;
  1180. }
  1181. }
  1182. }
  1183. /* Backtrack one entry */
  1184. rxq->read = i;
  1185. if (fill_rx)
  1186. iwl3945_rx_replenish_now(priv);
  1187. else
  1188. iwl3945_rx_queue_restock(priv);
  1189. }
  1190. /* call this function to flush any scheduled tasklet */
  1191. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  1192. {
  1193. /* wait to make sure we flush pending tasklet*/
  1194. synchronize_irq(priv->pci_dev->irq);
  1195. tasklet_kill(&priv->irq_tasklet);
  1196. }
  1197. static const char *desc_lookup(int i)
  1198. {
  1199. switch (i) {
  1200. case 1:
  1201. return "FAIL";
  1202. case 2:
  1203. return "BAD_PARAM";
  1204. case 3:
  1205. return "BAD_CHECKSUM";
  1206. case 4:
  1207. return "NMI_INTERRUPT";
  1208. case 5:
  1209. return "SYSASSERT";
  1210. case 6:
  1211. return "FATAL_ERROR";
  1212. }
  1213. return "UNKNOWN";
  1214. }
  1215. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1216. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1217. void iwl3945_dump_nic_error_log(struct iwl_priv *priv)
  1218. {
  1219. u32 i;
  1220. u32 desc, time, count, base, data1;
  1221. u32 blink1, blink2, ilink1, ilink2;
  1222. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1223. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1224. IWL_ERR(priv, "Not valid error log pointer 0x%08X\n", base);
  1225. return;
  1226. }
  1227. count = iwl_read_targ_mem(priv, base);
  1228. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1229. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1230. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1231. priv->status, count);
  1232. }
  1233. IWL_ERR(priv, "Desc Time asrtPC blink2 "
  1234. "ilink1 nmiPC Line\n");
  1235. for (i = ERROR_START_OFFSET;
  1236. i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
  1237. i += ERROR_ELEM_SIZE) {
  1238. desc = iwl_read_targ_mem(priv, base + i);
  1239. time =
  1240. iwl_read_targ_mem(priv, base + i + 1 * sizeof(u32));
  1241. blink1 =
  1242. iwl_read_targ_mem(priv, base + i + 2 * sizeof(u32));
  1243. blink2 =
  1244. iwl_read_targ_mem(priv, base + i + 3 * sizeof(u32));
  1245. ilink1 =
  1246. iwl_read_targ_mem(priv, base + i + 4 * sizeof(u32));
  1247. ilink2 =
  1248. iwl_read_targ_mem(priv, base + i + 5 * sizeof(u32));
  1249. data1 =
  1250. iwl_read_targ_mem(priv, base + i + 6 * sizeof(u32));
  1251. IWL_ERR(priv,
  1252. "%-13s (#%d) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
  1253. desc_lookup(desc), desc, time, blink1, blink2,
  1254. ilink1, ilink2, data1);
  1255. trace_iwlwifi_dev_ucode_error(priv, desc, time, data1, 0,
  1256. 0, blink1, blink2, ilink1, ilink2);
  1257. }
  1258. }
  1259. #define EVENT_START_OFFSET (6 * sizeof(u32))
  1260. /**
  1261. * iwl3945_print_event_log - Dump error event log to syslog
  1262. *
  1263. */
  1264. static int iwl3945_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1265. u32 num_events, u32 mode,
  1266. int pos, char **buf, size_t bufsz)
  1267. {
  1268. u32 i;
  1269. u32 base; /* SRAM byte address of event log header */
  1270. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1271. u32 ptr; /* SRAM byte address of log data */
  1272. u32 ev, time, data; /* event log data */
  1273. unsigned long reg_flags;
  1274. if (num_events == 0)
  1275. return pos;
  1276. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1277. if (mode == 0)
  1278. event_size = 2 * sizeof(u32);
  1279. else
  1280. event_size = 3 * sizeof(u32);
  1281. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1282. /* Make sure device is powered up for SRAM reads */
  1283. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  1284. iwl_grab_nic_access(priv);
  1285. /* Set starting address; reads will auto-increment */
  1286. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  1287. rmb();
  1288. /* "time" is actually "data" for mode 0 (no timestamp).
  1289. * place event id # at far right for easier visual parsing. */
  1290. for (i = 0; i < num_events; i++) {
  1291. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1292. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1293. if (mode == 0) {
  1294. /* data, ev */
  1295. if (bufsz) {
  1296. pos += scnprintf(*buf + pos, bufsz - pos,
  1297. "0x%08x:%04u\n",
  1298. time, ev);
  1299. } else {
  1300. IWL_ERR(priv, "0x%08x\t%04u\n", time, ev);
  1301. trace_iwlwifi_dev_ucode_event(priv, 0,
  1302. time, ev);
  1303. }
  1304. } else {
  1305. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1306. if (bufsz) {
  1307. pos += scnprintf(*buf + pos, bufsz - pos,
  1308. "%010u:0x%08x:%04u\n",
  1309. time, data, ev);
  1310. } else {
  1311. IWL_ERR(priv, "%010u\t0x%08x\t%04u\n",
  1312. time, data, ev);
  1313. trace_iwlwifi_dev_ucode_event(priv, time,
  1314. data, ev);
  1315. }
  1316. }
  1317. }
  1318. /* Allow device to power down */
  1319. iwl_release_nic_access(priv);
  1320. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  1321. return pos;
  1322. }
  1323. /**
  1324. * iwl3945_print_last_event_logs - Dump the newest # of event log to syslog
  1325. */
  1326. static int iwl3945_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
  1327. u32 num_wraps, u32 next_entry,
  1328. u32 size, u32 mode,
  1329. int pos, char **buf, size_t bufsz)
  1330. {
  1331. /*
  1332. * display the newest DEFAULT_LOG_ENTRIES entries
  1333. * i.e the entries just before the next ont that uCode would fill.
  1334. */
  1335. if (num_wraps) {
  1336. if (next_entry < size) {
  1337. pos = iwl3945_print_event_log(priv,
  1338. capacity - (size - next_entry),
  1339. size - next_entry, mode,
  1340. pos, buf, bufsz);
  1341. pos = iwl3945_print_event_log(priv, 0,
  1342. next_entry, mode,
  1343. pos, buf, bufsz);
  1344. } else
  1345. pos = iwl3945_print_event_log(priv, next_entry - size,
  1346. size, mode,
  1347. pos, buf, bufsz);
  1348. } else {
  1349. if (next_entry < size)
  1350. pos = iwl3945_print_event_log(priv, 0,
  1351. next_entry, mode,
  1352. pos, buf, bufsz);
  1353. else
  1354. pos = iwl3945_print_event_log(priv, next_entry - size,
  1355. size, mode,
  1356. pos, buf, bufsz);
  1357. }
  1358. return pos;
  1359. }
  1360. /* For sanity check only. Actual size is determined by uCode, typ. 512 */
  1361. #define IWL3945_MAX_EVENT_LOG_SIZE (512)
  1362. #define DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES (20)
  1363. int iwl3945_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
  1364. char **buf, bool display)
  1365. {
  1366. u32 base; /* SRAM byte address of event log header */
  1367. u32 capacity; /* event log capacity in # entries */
  1368. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1369. u32 num_wraps; /* # times uCode wrapped to top of log */
  1370. u32 next_entry; /* index of next entry to be written by uCode */
  1371. u32 size; /* # entries that we'll print */
  1372. int pos = 0;
  1373. size_t bufsz = 0;
  1374. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1375. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1376. IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
  1377. return -EINVAL;
  1378. }
  1379. /* event log header */
  1380. capacity = iwl_read_targ_mem(priv, base);
  1381. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1382. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1383. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1384. if (capacity > IWL3945_MAX_EVENT_LOG_SIZE) {
  1385. IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
  1386. capacity, IWL3945_MAX_EVENT_LOG_SIZE);
  1387. capacity = IWL3945_MAX_EVENT_LOG_SIZE;
  1388. }
  1389. if (next_entry > IWL3945_MAX_EVENT_LOG_SIZE) {
  1390. IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
  1391. next_entry, IWL3945_MAX_EVENT_LOG_SIZE);
  1392. next_entry = IWL3945_MAX_EVENT_LOG_SIZE;
  1393. }
  1394. size = num_wraps ? capacity : next_entry;
  1395. /* bail out if nothing in log */
  1396. if (size == 0) {
  1397. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1398. return pos;
  1399. }
  1400. #ifdef CONFIG_IWLWIFI_DEBUG
  1401. if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
  1402. size = (size > DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES)
  1403. ? DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES : size;
  1404. #else
  1405. size = (size > DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES)
  1406. ? DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES : size;
  1407. #endif
  1408. IWL_ERR(priv, "Start IWL Event Log Dump: display last %d count\n",
  1409. size);
  1410. #ifdef CONFIG_IWLWIFI_DEBUG
  1411. if (display) {
  1412. if (full_log)
  1413. bufsz = capacity * 48;
  1414. else
  1415. bufsz = size * 48;
  1416. *buf = kmalloc(bufsz, GFP_KERNEL);
  1417. if (!*buf)
  1418. return -ENOMEM;
  1419. }
  1420. if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
  1421. /* if uCode has wrapped back to top of log,
  1422. * start at the oldest entry,
  1423. * i.e the next one that uCode would fill.
  1424. */
  1425. if (num_wraps)
  1426. pos = iwl3945_print_event_log(priv, next_entry,
  1427. capacity - next_entry, mode,
  1428. pos, buf, bufsz);
  1429. /* (then/else) start at top of log */
  1430. pos = iwl3945_print_event_log(priv, 0, next_entry, mode,
  1431. pos, buf, bufsz);
  1432. } else
  1433. pos = iwl3945_print_last_event_logs(priv, capacity, num_wraps,
  1434. next_entry, size, mode,
  1435. pos, buf, bufsz);
  1436. #else
  1437. pos = iwl3945_print_last_event_logs(priv, capacity, num_wraps,
  1438. next_entry, size, mode,
  1439. pos, buf, bufsz);
  1440. #endif
  1441. return pos;
  1442. }
  1443. static void iwl3945_irq_tasklet(struct iwl_priv *priv)
  1444. {
  1445. u32 inta, handled = 0;
  1446. u32 inta_fh;
  1447. unsigned long flags;
  1448. #ifdef CONFIG_IWLWIFI_DEBUG
  1449. u32 inta_mask;
  1450. #endif
  1451. spin_lock_irqsave(&priv->lock, flags);
  1452. /* Ack/clear/reset pending uCode interrupts.
  1453. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1454. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  1455. inta = iwl_read32(priv, CSR_INT);
  1456. iwl_write32(priv, CSR_INT, inta);
  1457. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  1458. * Any new interrupts that happen after this, either while we're
  1459. * in this tasklet, or later, will show up in next ISR/tasklet. */
  1460. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1461. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  1462. #ifdef CONFIG_IWLWIFI_DEBUG
  1463. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  1464. /* just for debug */
  1465. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1466. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1467. inta, inta_mask, inta_fh);
  1468. }
  1469. #endif
  1470. spin_unlock_irqrestore(&priv->lock, flags);
  1471. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  1472. * atomic, make sure that inta covers all the interrupts that
  1473. * we've discovered, even if FH interrupt came in just after
  1474. * reading CSR_INT. */
  1475. if (inta_fh & CSR39_FH_INT_RX_MASK)
  1476. inta |= CSR_INT_BIT_FH_RX;
  1477. if (inta_fh & CSR39_FH_INT_TX_MASK)
  1478. inta |= CSR_INT_BIT_FH_TX;
  1479. /* Now service all interrupt bits discovered above. */
  1480. if (inta & CSR_INT_BIT_HW_ERR) {
  1481. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  1482. /* Tell the device to stop sending interrupts */
  1483. iwl_disable_interrupts(priv);
  1484. priv->isr_stats.hw++;
  1485. iwl_irq_handle_error(priv);
  1486. handled |= CSR_INT_BIT_HW_ERR;
  1487. return;
  1488. }
  1489. #ifdef CONFIG_IWLWIFI_DEBUG
  1490. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1491. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1492. if (inta & CSR_INT_BIT_SCD) {
  1493. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1494. "the frame/frames.\n");
  1495. priv->isr_stats.sch++;
  1496. }
  1497. /* Alive notification via Rx interrupt will do the real work */
  1498. if (inta & CSR_INT_BIT_ALIVE) {
  1499. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1500. priv->isr_stats.alive++;
  1501. }
  1502. }
  1503. #endif
  1504. /* Safely ignore these bits for debug checks below */
  1505. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1506. /* Error detected by uCode */
  1507. if (inta & CSR_INT_BIT_SW_ERR) {
  1508. IWL_ERR(priv, "Microcode SW error detected. "
  1509. "Restarting 0x%X.\n", inta);
  1510. priv->isr_stats.sw++;
  1511. priv->isr_stats.sw_err = inta;
  1512. iwl_irq_handle_error(priv);
  1513. handled |= CSR_INT_BIT_SW_ERR;
  1514. }
  1515. /* uCode wakes up after power-down sleep */
  1516. if (inta & CSR_INT_BIT_WAKEUP) {
  1517. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1518. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1519. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  1520. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  1521. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  1522. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  1523. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  1524. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  1525. priv->isr_stats.wakeup++;
  1526. handled |= CSR_INT_BIT_WAKEUP;
  1527. }
  1528. /* All uCode command responses, including Tx command responses,
  1529. * Rx "responses" (frame-received notification), and other
  1530. * notifications from uCode come through here*/
  1531. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1532. iwl3945_rx_handle(priv);
  1533. priv->isr_stats.rx++;
  1534. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1535. }
  1536. if (inta & CSR_INT_BIT_FH_TX) {
  1537. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  1538. priv->isr_stats.tx++;
  1539. iwl_write32(priv, CSR_FH_INT_STATUS, (1 << 6));
  1540. iwl_write_direct32(priv, FH39_TCSR_CREDIT
  1541. (FH39_SRVC_CHNL), 0x0);
  1542. handled |= CSR_INT_BIT_FH_TX;
  1543. }
  1544. if (inta & ~handled) {
  1545. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1546. priv->isr_stats.unhandled++;
  1547. }
  1548. if (inta & ~priv->inta_mask) {
  1549. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1550. inta & ~priv->inta_mask);
  1551. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1552. }
  1553. /* Re-enable all interrupts */
  1554. /* only Re-enable if disabled by irq */
  1555. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1556. iwl_enable_interrupts(priv);
  1557. #ifdef CONFIG_IWLWIFI_DEBUG
  1558. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1559. inta = iwl_read32(priv, CSR_INT);
  1560. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1561. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1562. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1563. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1564. }
  1565. #endif
  1566. }
  1567. static int iwl3945_get_channels_for_scan(struct iwl_priv *priv,
  1568. enum ieee80211_band band,
  1569. u8 is_active, u8 n_probes,
  1570. struct iwl3945_scan_channel *scan_ch)
  1571. {
  1572. struct ieee80211_channel *chan;
  1573. const struct ieee80211_supported_band *sband;
  1574. const struct iwl_channel_info *ch_info;
  1575. u16 passive_dwell = 0;
  1576. u16 active_dwell = 0;
  1577. int added, i;
  1578. sband = iwl_get_hw_mode(priv, band);
  1579. if (!sband)
  1580. return 0;
  1581. active_dwell = iwl_get_active_dwell_time(priv, band, n_probes);
  1582. passive_dwell = iwl_get_passive_dwell_time(priv, band);
  1583. if (passive_dwell <= active_dwell)
  1584. passive_dwell = active_dwell + 1;
  1585. for (i = 0, added = 0; i < priv->scan_request->n_channels; i++) {
  1586. chan = priv->scan_request->channels[i];
  1587. if (chan->band != band)
  1588. continue;
  1589. scan_ch->channel = chan->hw_value;
  1590. ch_info = iwl_get_channel_info(priv, band, scan_ch->channel);
  1591. if (!is_channel_valid(ch_info)) {
  1592. IWL_DEBUG_SCAN(priv, "Channel %d is INVALID for this band.\n",
  1593. scan_ch->channel);
  1594. continue;
  1595. }
  1596. scan_ch->active_dwell = cpu_to_le16(active_dwell);
  1597. scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
  1598. /* If passive , set up for auto-switch
  1599. * and use long active_dwell time.
  1600. */
  1601. if (!is_active || is_channel_passive(ch_info) ||
  1602. (chan->flags & IEEE80211_CHAN_PASSIVE_SCAN)) {
  1603. scan_ch->type = 0; /* passive */
  1604. if (IWL_UCODE_API(priv->ucode_ver) == 1)
  1605. scan_ch->active_dwell = cpu_to_le16(passive_dwell - 1);
  1606. } else {
  1607. scan_ch->type = 1; /* active */
  1608. }
  1609. /* Set direct probe bits. These may be used both for active
  1610. * scan channels (probes gets sent right away),
  1611. * or for passive channels (probes get se sent only after
  1612. * hearing clear Rx packet).*/
  1613. if (IWL_UCODE_API(priv->ucode_ver) >= 2) {
  1614. if (n_probes)
  1615. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1616. } else {
  1617. /* uCode v1 does not allow setting direct probe bits on
  1618. * passive channel. */
  1619. if ((scan_ch->type & 1) && n_probes)
  1620. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1621. }
  1622. /* Set txpower levels to defaults */
  1623. scan_ch->tpc.dsp_atten = 110;
  1624. /* scan_pwr_info->tpc.dsp_atten; */
  1625. /*scan_pwr_info->tpc.tx_gain; */
  1626. if (band == IEEE80211_BAND_5GHZ)
  1627. scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
  1628. else {
  1629. scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
  1630. /* NOTE: if we were doing 6Mb OFDM for scans we'd use
  1631. * power level:
  1632. * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
  1633. */
  1634. }
  1635. IWL_DEBUG_SCAN(priv, "Scanning %d [%s %d]\n",
  1636. scan_ch->channel,
  1637. (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
  1638. (scan_ch->type & 1) ?
  1639. active_dwell : passive_dwell);
  1640. scan_ch++;
  1641. added++;
  1642. }
  1643. IWL_DEBUG_SCAN(priv, "total channels to scan %d \n", added);
  1644. return added;
  1645. }
  1646. static void iwl3945_init_hw_rates(struct iwl_priv *priv,
  1647. struct ieee80211_rate *rates)
  1648. {
  1649. int i;
  1650. for (i = 0; i < IWL_RATE_COUNT; i++) {
  1651. rates[i].bitrate = iwl3945_rates[i].ieee * 5;
  1652. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  1653. rates[i].hw_value_short = i;
  1654. rates[i].flags = 0;
  1655. if ((i > IWL39_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
  1656. /*
  1657. * If CCK != 1M then set short preamble rate flag.
  1658. */
  1659. rates[i].flags |= (iwl3945_rates[i].plcp == 10) ?
  1660. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  1661. }
  1662. }
  1663. }
  1664. /******************************************************************************
  1665. *
  1666. * uCode download functions
  1667. *
  1668. ******************************************************************************/
  1669. static void iwl3945_dealloc_ucode_pci(struct iwl_priv *priv)
  1670. {
  1671. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1672. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1673. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1674. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1675. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1676. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1677. }
  1678. /**
  1679. * iwl3945_verify_inst_full - verify runtime uCode image in card vs. host,
  1680. * looking at all data.
  1681. */
  1682. static int iwl3945_verify_inst_full(struct iwl_priv *priv, __le32 *image, u32 len)
  1683. {
  1684. u32 val;
  1685. u32 save_len = len;
  1686. int rc = 0;
  1687. u32 errcnt;
  1688. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1689. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1690. IWL39_RTC_INST_LOWER_BOUND);
  1691. errcnt = 0;
  1692. for (; len > 0; len -= sizeof(u32), image++) {
  1693. /* read data comes through single port, auto-incr addr */
  1694. /* NOTE: Use the debugless read so we don't flood kernel log
  1695. * if IWL_DL_IO is set */
  1696. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1697. if (val != le32_to_cpu(*image)) {
  1698. IWL_ERR(priv, "uCode INST section is invalid at "
  1699. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1700. save_len - len, val, le32_to_cpu(*image));
  1701. rc = -EIO;
  1702. errcnt++;
  1703. if (errcnt >= 20)
  1704. break;
  1705. }
  1706. }
  1707. if (!errcnt)
  1708. IWL_DEBUG_INFO(priv,
  1709. "ucode image in INSTRUCTION memory is good\n");
  1710. return rc;
  1711. }
  1712. /**
  1713. * iwl3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
  1714. * using sample data 100 bytes apart. If these sample points are good,
  1715. * it's a pretty good bet that everything between them is good, too.
  1716. */
  1717. static int iwl3945_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
  1718. {
  1719. u32 val;
  1720. int rc = 0;
  1721. u32 errcnt = 0;
  1722. u32 i;
  1723. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1724. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  1725. /* read data comes through single port, auto-incr addr */
  1726. /* NOTE: Use the debugless read so we don't flood kernel log
  1727. * if IWL_DL_IO is set */
  1728. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1729. i + IWL39_RTC_INST_LOWER_BOUND);
  1730. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1731. if (val != le32_to_cpu(*image)) {
  1732. #if 0 /* Enable this if you want to see details */
  1733. IWL_ERR(priv, "uCode INST section is invalid at "
  1734. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1735. i, val, *image);
  1736. #endif
  1737. rc = -EIO;
  1738. errcnt++;
  1739. if (errcnt >= 3)
  1740. break;
  1741. }
  1742. }
  1743. return rc;
  1744. }
  1745. /**
  1746. * iwl3945_verify_ucode - determine which instruction image is in SRAM,
  1747. * and verify its contents
  1748. */
  1749. static int iwl3945_verify_ucode(struct iwl_priv *priv)
  1750. {
  1751. __le32 *image;
  1752. u32 len;
  1753. int rc = 0;
  1754. /* Try bootstrap */
  1755. image = (__le32 *)priv->ucode_boot.v_addr;
  1756. len = priv->ucode_boot.len;
  1757. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1758. if (rc == 0) {
  1759. IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
  1760. return 0;
  1761. }
  1762. /* Try initialize */
  1763. image = (__le32 *)priv->ucode_init.v_addr;
  1764. len = priv->ucode_init.len;
  1765. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1766. if (rc == 0) {
  1767. IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
  1768. return 0;
  1769. }
  1770. /* Try runtime/protocol */
  1771. image = (__le32 *)priv->ucode_code.v_addr;
  1772. len = priv->ucode_code.len;
  1773. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1774. if (rc == 0) {
  1775. IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
  1776. return 0;
  1777. }
  1778. IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  1779. /* Since nothing seems to match, show first several data entries in
  1780. * instruction SRAM, so maybe visual inspection will give a clue.
  1781. * Selection of bootstrap image (vs. other images) is arbitrary. */
  1782. image = (__le32 *)priv->ucode_boot.v_addr;
  1783. len = priv->ucode_boot.len;
  1784. rc = iwl3945_verify_inst_full(priv, image, len);
  1785. return rc;
  1786. }
  1787. static void iwl3945_nic_start(struct iwl_priv *priv)
  1788. {
  1789. /* Remove all resets to allow NIC to operate */
  1790. iwl_write32(priv, CSR_RESET, 0);
  1791. }
  1792. /**
  1793. * iwl3945_read_ucode - Read uCode images from disk file.
  1794. *
  1795. * Copy into buffers for card to fetch via bus-mastering
  1796. */
  1797. static int iwl3945_read_ucode(struct iwl_priv *priv)
  1798. {
  1799. const struct iwl_ucode_header *ucode;
  1800. int ret = -EINVAL, index;
  1801. const struct firmware *ucode_raw;
  1802. /* firmware file name contains uCode/driver compatibility version */
  1803. const char *name_pre = priv->cfg->fw_name_pre;
  1804. const unsigned int api_max = priv->cfg->ucode_api_max;
  1805. const unsigned int api_min = priv->cfg->ucode_api_min;
  1806. char buf[25];
  1807. u8 *src;
  1808. size_t len;
  1809. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1810. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1811. * request_firmware() is synchronous, file is in memory on return. */
  1812. for (index = api_max; index >= api_min; index--) {
  1813. sprintf(buf, "%s%u%s", name_pre, index, ".ucode");
  1814. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1815. if (ret < 0) {
  1816. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1817. buf, ret);
  1818. if (ret == -ENOENT)
  1819. continue;
  1820. else
  1821. goto error;
  1822. } else {
  1823. if (index < api_max)
  1824. IWL_ERR(priv, "Loaded firmware %s, "
  1825. "which is deprecated. "
  1826. " Please use API v%u instead.\n",
  1827. buf, api_max);
  1828. IWL_DEBUG_INFO(priv, "Got firmware '%s' file "
  1829. "(%zd bytes) from disk\n",
  1830. buf, ucode_raw->size);
  1831. break;
  1832. }
  1833. }
  1834. if (ret < 0)
  1835. goto error;
  1836. /* Make sure that we got at least our header! */
  1837. if (ucode_raw->size < priv->cfg->ops->ucode->get_header_size(1)) {
  1838. IWL_ERR(priv, "File size way too small!\n");
  1839. ret = -EINVAL;
  1840. goto err_release;
  1841. }
  1842. /* Data from ucode file: header followed by uCode images */
  1843. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1844. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1845. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1846. inst_size = priv->cfg->ops->ucode->get_inst_size(ucode, api_ver);
  1847. data_size = priv->cfg->ops->ucode->get_data_size(ucode, api_ver);
  1848. init_size = priv->cfg->ops->ucode->get_init_size(ucode, api_ver);
  1849. init_data_size =
  1850. priv->cfg->ops->ucode->get_init_data_size(ucode, api_ver);
  1851. boot_size = priv->cfg->ops->ucode->get_boot_size(ucode, api_ver);
  1852. src = priv->cfg->ops->ucode->get_data(ucode, api_ver);
  1853. /* api_ver should match the api version forming part of the
  1854. * firmware filename ... but we don't check for that and only rely
  1855. * on the API version read from firmware header from here on forward */
  1856. if (api_ver < api_min || api_ver > api_max) {
  1857. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1858. "Driver supports v%u, firmware is v%u.\n",
  1859. api_max, api_ver);
  1860. priv->ucode_ver = 0;
  1861. ret = -EINVAL;
  1862. goto err_release;
  1863. }
  1864. if (api_ver != api_max)
  1865. IWL_ERR(priv, "Firmware has old API version. Expected %u, "
  1866. "got %u. New firmware can be obtained "
  1867. "from http://www.intellinuxwireless.org.\n",
  1868. api_max, api_ver);
  1869. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1870. IWL_UCODE_MAJOR(priv->ucode_ver),
  1871. IWL_UCODE_MINOR(priv->ucode_ver),
  1872. IWL_UCODE_API(priv->ucode_ver),
  1873. IWL_UCODE_SERIAL(priv->ucode_ver));
  1874. snprintf(priv->hw->wiphy->fw_version,
  1875. sizeof(priv->hw->wiphy->fw_version),
  1876. "%u.%u.%u.%u",
  1877. IWL_UCODE_MAJOR(priv->ucode_ver),
  1878. IWL_UCODE_MINOR(priv->ucode_ver),
  1879. IWL_UCODE_API(priv->ucode_ver),
  1880. IWL_UCODE_SERIAL(priv->ucode_ver));
  1881. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1882. priv->ucode_ver);
  1883. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1884. inst_size);
  1885. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1886. data_size);
  1887. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1888. init_size);
  1889. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1890. init_data_size);
  1891. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1892. boot_size);
  1893. /* Verify size of file vs. image size info in file's header */
  1894. if (ucode_raw->size != priv->cfg->ops->ucode->get_header_size(api_ver) +
  1895. inst_size + data_size + init_size +
  1896. init_data_size + boot_size) {
  1897. IWL_DEBUG_INFO(priv,
  1898. "uCode file size %zd does not match expected size\n",
  1899. ucode_raw->size);
  1900. ret = -EINVAL;
  1901. goto err_release;
  1902. }
  1903. /* Verify that uCode images will fit in card's SRAM */
  1904. if (inst_size > IWL39_MAX_INST_SIZE) {
  1905. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1906. inst_size);
  1907. ret = -EINVAL;
  1908. goto err_release;
  1909. }
  1910. if (data_size > IWL39_MAX_DATA_SIZE) {
  1911. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1912. data_size);
  1913. ret = -EINVAL;
  1914. goto err_release;
  1915. }
  1916. if (init_size > IWL39_MAX_INST_SIZE) {
  1917. IWL_DEBUG_INFO(priv,
  1918. "uCode init instr len %d too large to fit in\n",
  1919. init_size);
  1920. ret = -EINVAL;
  1921. goto err_release;
  1922. }
  1923. if (init_data_size > IWL39_MAX_DATA_SIZE) {
  1924. IWL_DEBUG_INFO(priv,
  1925. "uCode init data len %d too large to fit in\n",
  1926. init_data_size);
  1927. ret = -EINVAL;
  1928. goto err_release;
  1929. }
  1930. if (boot_size > IWL39_MAX_BSM_SIZE) {
  1931. IWL_DEBUG_INFO(priv,
  1932. "uCode boot instr len %d too large to fit in\n",
  1933. boot_size);
  1934. ret = -EINVAL;
  1935. goto err_release;
  1936. }
  1937. /* Allocate ucode buffers for card's bus-master loading ... */
  1938. /* Runtime instructions and 2 copies of data:
  1939. * 1) unmodified from disk
  1940. * 2) backup cache for save/restore during power-downs */
  1941. priv->ucode_code.len = inst_size;
  1942. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1943. priv->ucode_data.len = data_size;
  1944. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1945. priv->ucode_data_backup.len = data_size;
  1946. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1947. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1948. !priv->ucode_data_backup.v_addr)
  1949. goto err_pci_alloc;
  1950. /* Initialization instructions and data */
  1951. if (init_size && init_data_size) {
  1952. priv->ucode_init.len = init_size;
  1953. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1954. priv->ucode_init_data.len = init_data_size;
  1955. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1956. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1957. goto err_pci_alloc;
  1958. }
  1959. /* Bootstrap (instructions only, no data) */
  1960. if (boot_size) {
  1961. priv->ucode_boot.len = boot_size;
  1962. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1963. if (!priv->ucode_boot.v_addr)
  1964. goto err_pci_alloc;
  1965. }
  1966. /* Copy images into buffers for card's bus-master reads ... */
  1967. /* Runtime instructions (first block of data in file) */
  1968. len = inst_size;
  1969. IWL_DEBUG_INFO(priv,
  1970. "Copying (but not loading) uCode instr len %zd\n", len);
  1971. memcpy(priv->ucode_code.v_addr, src, len);
  1972. src += len;
  1973. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1974. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1975. /* Runtime data (2nd block)
  1976. * NOTE: Copy into backup buffer will be done in iwl3945_up() */
  1977. len = data_size;
  1978. IWL_DEBUG_INFO(priv,
  1979. "Copying (but not loading) uCode data len %zd\n", len);
  1980. memcpy(priv->ucode_data.v_addr, src, len);
  1981. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1982. src += len;
  1983. /* Initialization instructions (3rd block) */
  1984. if (init_size) {
  1985. len = init_size;
  1986. IWL_DEBUG_INFO(priv,
  1987. "Copying (but not loading) init instr len %zd\n", len);
  1988. memcpy(priv->ucode_init.v_addr, src, len);
  1989. src += len;
  1990. }
  1991. /* Initialization data (4th block) */
  1992. if (init_data_size) {
  1993. len = init_data_size;
  1994. IWL_DEBUG_INFO(priv,
  1995. "Copying (but not loading) init data len %zd\n", len);
  1996. memcpy(priv->ucode_init_data.v_addr, src, len);
  1997. src += len;
  1998. }
  1999. /* Bootstrap instructions (5th block) */
  2000. len = boot_size;
  2001. IWL_DEBUG_INFO(priv,
  2002. "Copying (but not loading) boot instr len %zd\n", len);
  2003. memcpy(priv->ucode_boot.v_addr, src, len);
  2004. /* We have our copies now, allow OS release its copies */
  2005. release_firmware(ucode_raw);
  2006. return 0;
  2007. err_pci_alloc:
  2008. IWL_ERR(priv, "failed to allocate pci memory\n");
  2009. ret = -ENOMEM;
  2010. iwl3945_dealloc_ucode_pci(priv);
  2011. err_release:
  2012. release_firmware(ucode_raw);
  2013. error:
  2014. return ret;
  2015. }
  2016. /**
  2017. * iwl3945_set_ucode_ptrs - Set uCode address location
  2018. *
  2019. * Tell initialization uCode where to find runtime uCode.
  2020. *
  2021. * BSM registers initially contain pointers to initialization uCode.
  2022. * We need to replace them to load runtime uCode inst and data,
  2023. * and to save runtime data when powering down.
  2024. */
  2025. static int iwl3945_set_ucode_ptrs(struct iwl_priv *priv)
  2026. {
  2027. dma_addr_t pinst;
  2028. dma_addr_t pdata;
  2029. /* bits 31:0 for 3945 */
  2030. pinst = priv->ucode_code.p_addr;
  2031. pdata = priv->ucode_data_backup.p_addr;
  2032. /* Tell bootstrap uCode where to find image to load */
  2033. iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
  2034. iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
  2035. iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
  2036. priv->ucode_data.len);
  2037. /* Inst byte count must be last to set up, bit 31 signals uCode
  2038. * that all new ptr/size info is in place */
  2039. iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
  2040. priv->ucode_code.len | BSM_DRAM_INST_LOAD);
  2041. IWL_DEBUG_INFO(priv, "Runtime uCode pointers are set.\n");
  2042. return 0;
  2043. }
  2044. /**
  2045. * iwl3945_init_alive_start - Called after REPLY_ALIVE notification received
  2046. *
  2047. * Called after REPLY_ALIVE notification received from "initialize" uCode.
  2048. *
  2049. * Tell "initialize" uCode to go ahead and load the runtime uCode.
  2050. */
  2051. static void iwl3945_init_alive_start(struct iwl_priv *priv)
  2052. {
  2053. /* Check alive response for "valid" sign from uCode */
  2054. if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
  2055. /* We had an error bringing up the hardware, so take it
  2056. * all the way back down so we can try again */
  2057. IWL_DEBUG_INFO(priv, "Initialize Alive failed.\n");
  2058. goto restart;
  2059. }
  2060. /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
  2061. * This is a paranoid check, because we would not have gotten the
  2062. * "initialize" alive if code weren't properly loaded. */
  2063. if (iwl3945_verify_ucode(priv)) {
  2064. /* Runtime instruction load was bad;
  2065. * take it all the way back down so we can try again */
  2066. IWL_DEBUG_INFO(priv, "Bad \"initialize\" uCode load.\n");
  2067. goto restart;
  2068. }
  2069. /* Send pointers to protocol/runtime uCode image ... init code will
  2070. * load and launch runtime uCode, which will send us another "Alive"
  2071. * notification. */
  2072. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  2073. if (iwl3945_set_ucode_ptrs(priv)) {
  2074. /* Runtime instruction load won't happen;
  2075. * take it all the way back down so we can try again */
  2076. IWL_DEBUG_INFO(priv, "Couldn't set up uCode pointers.\n");
  2077. goto restart;
  2078. }
  2079. return;
  2080. restart:
  2081. queue_work(priv->workqueue, &priv->restart);
  2082. }
  2083. /**
  2084. * iwl3945_alive_start - called after REPLY_ALIVE notification received
  2085. * from protocol/runtime uCode (initialization uCode's
  2086. * Alive gets handled by iwl3945_init_alive_start()).
  2087. */
  2088. static void iwl3945_alive_start(struct iwl_priv *priv)
  2089. {
  2090. int thermal_spin = 0;
  2091. u32 rfkill;
  2092. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  2093. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  2094. /* We had an error bringing up the hardware, so take it
  2095. * all the way back down so we can try again */
  2096. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  2097. goto restart;
  2098. }
  2099. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  2100. * This is a paranoid check, because we would not have gotten the
  2101. * "runtime" alive if code weren't properly loaded. */
  2102. if (iwl3945_verify_ucode(priv)) {
  2103. /* Runtime instruction load was bad;
  2104. * take it all the way back down so we can try again */
  2105. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  2106. goto restart;
  2107. }
  2108. iwl_clear_stations_table(priv);
  2109. rfkill = iwl_read_prph(priv, APMG_RFKILL_REG);
  2110. IWL_DEBUG_INFO(priv, "RFKILL status: 0x%x\n", rfkill);
  2111. if (rfkill & 0x1) {
  2112. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2113. /* if RFKILL is not on, then wait for thermal
  2114. * sensor in adapter to kick in */
  2115. while (iwl3945_hw_get_temperature(priv) == 0) {
  2116. thermal_spin++;
  2117. udelay(10);
  2118. }
  2119. if (thermal_spin)
  2120. IWL_DEBUG_INFO(priv, "Thermal calibration took %dus\n",
  2121. thermal_spin * 10);
  2122. } else
  2123. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2124. /* After the ALIVE response, we can send commands to 3945 uCode */
  2125. set_bit(STATUS_ALIVE, &priv->status);
  2126. if (iwl_is_rfkill(priv))
  2127. return;
  2128. ieee80211_wake_queues(priv->hw);
  2129. priv->active_rate = IWL_RATES_MASK;
  2130. iwl_power_update_mode(priv, true);
  2131. if (iwl_is_associated(priv)) {
  2132. struct iwl3945_rxon_cmd *active_rxon =
  2133. (struct iwl3945_rxon_cmd *)(&priv->active_rxon);
  2134. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2135. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2136. } else {
  2137. /* Initialize our rx_config data */
  2138. iwl_connection_init_rx_config(priv, priv->iw_mode);
  2139. }
  2140. /* Configure Bluetooth device coexistence support */
  2141. iwl_send_bt_config(priv);
  2142. /* Configure the adapter for unassociated operation */
  2143. iwlcore_commit_rxon(priv);
  2144. iwl3945_reg_txpower_periodic(priv);
  2145. iwl_leds_init(priv);
  2146. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  2147. set_bit(STATUS_READY, &priv->status);
  2148. wake_up_interruptible(&priv->wait_command_queue);
  2149. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  2150. iwl_set_mode(priv, priv->iw_mode);
  2151. return;
  2152. restart:
  2153. queue_work(priv->workqueue, &priv->restart);
  2154. }
  2155. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv);
  2156. static void __iwl3945_down(struct iwl_priv *priv)
  2157. {
  2158. unsigned long flags;
  2159. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  2160. struct ieee80211_conf *conf = NULL;
  2161. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  2162. conf = ieee80211_get_hw_conf(priv->hw);
  2163. if (!exit_pending)
  2164. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2165. iwl_clear_stations_table(priv);
  2166. /* Unblock any waiting calls */
  2167. wake_up_interruptible_all(&priv->wait_command_queue);
  2168. /* Wipe out the EXIT_PENDING status bit if we are not actually
  2169. * exiting the module */
  2170. if (!exit_pending)
  2171. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2172. /* stop and reset the on-board processor */
  2173. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2174. /* tell the device to stop sending interrupts */
  2175. spin_lock_irqsave(&priv->lock, flags);
  2176. iwl_disable_interrupts(priv);
  2177. spin_unlock_irqrestore(&priv->lock, flags);
  2178. iwl_synchronize_irq(priv);
  2179. if (priv->mac80211_registered)
  2180. ieee80211_stop_queues(priv->hw);
  2181. /* If we have not previously called iwl3945_init() then
  2182. * clear all bits but the RF Kill bits and return */
  2183. if (!iwl_is_init(priv)) {
  2184. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2185. STATUS_RF_KILL_HW |
  2186. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2187. STATUS_GEO_CONFIGURED |
  2188. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2189. STATUS_EXIT_PENDING;
  2190. goto exit;
  2191. }
  2192. /* ...otherwise clear out all the status bits but the RF Kill
  2193. * bit and continue taking the NIC down. */
  2194. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2195. STATUS_RF_KILL_HW |
  2196. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2197. STATUS_GEO_CONFIGURED |
  2198. test_bit(STATUS_FW_ERROR, &priv->status) <<
  2199. STATUS_FW_ERROR |
  2200. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2201. STATUS_EXIT_PENDING;
  2202. iwl3945_hw_txq_ctx_stop(priv);
  2203. iwl3945_hw_rxq_stop(priv);
  2204. /* Power-down device's busmaster DMA clocks */
  2205. iwl_write_prph(priv, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
  2206. udelay(5);
  2207. /* Stop the device, and put it in low power state */
  2208. priv->cfg->ops->lib->apm_ops.stop(priv);
  2209. exit:
  2210. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  2211. if (priv->ibss_beacon)
  2212. dev_kfree_skb(priv->ibss_beacon);
  2213. priv->ibss_beacon = NULL;
  2214. /* clear out any free frames */
  2215. iwl3945_clear_free_frames(priv);
  2216. }
  2217. static void iwl3945_down(struct iwl_priv *priv)
  2218. {
  2219. mutex_lock(&priv->mutex);
  2220. __iwl3945_down(priv);
  2221. mutex_unlock(&priv->mutex);
  2222. iwl3945_cancel_deferred_work(priv);
  2223. }
  2224. #define MAX_HW_RESTARTS 5
  2225. static int __iwl3945_up(struct iwl_priv *priv)
  2226. {
  2227. int rc, i;
  2228. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2229. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  2230. return -EIO;
  2231. }
  2232. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  2233. IWL_ERR(priv, "ucode not available for device bring up\n");
  2234. return -EIO;
  2235. }
  2236. /* If platform's RF_KILL switch is NOT set to KILL */
  2237. if (iwl_read32(priv, CSR_GP_CNTRL) &
  2238. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2239. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2240. else {
  2241. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2242. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  2243. return -ENODEV;
  2244. }
  2245. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2246. rc = iwl3945_hw_nic_init(priv);
  2247. if (rc) {
  2248. IWL_ERR(priv, "Unable to int nic\n");
  2249. return rc;
  2250. }
  2251. /* make sure rfkill handshake bits are cleared */
  2252. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2253. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2254. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2255. /* clear (again), then enable host interrupts */
  2256. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2257. iwl_enable_interrupts(priv);
  2258. /* really make sure rfkill handshake bits are cleared */
  2259. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2260. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2261. /* Copy original ucode data image from disk into backup cache.
  2262. * This will be used to initialize the on-board processor's
  2263. * data SRAM for a clean start when the runtime program first loads. */
  2264. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  2265. priv->ucode_data.len);
  2266. /* We return success when we resume from suspend and rf_kill is on. */
  2267. if (test_bit(STATUS_RF_KILL_HW, &priv->status))
  2268. return 0;
  2269. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2270. iwl_clear_stations_table(priv);
  2271. /* load bootstrap state machine,
  2272. * load bootstrap program into processor's memory,
  2273. * prepare to load the "initialize" uCode */
  2274. priv->cfg->ops->lib->load_ucode(priv);
  2275. if (rc) {
  2276. IWL_ERR(priv,
  2277. "Unable to set up bootstrap uCode: %d\n", rc);
  2278. continue;
  2279. }
  2280. /* start card; "initialize" will load runtime ucode */
  2281. iwl3945_nic_start(priv);
  2282. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2283. return 0;
  2284. }
  2285. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2286. __iwl3945_down(priv);
  2287. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2288. /* tried to restart and config the device for as long as our
  2289. * patience could withstand */
  2290. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2291. return -EIO;
  2292. }
  2293. /*****************************************************************************
  2294. *
  2295. * Workqueue callbacks
  2296. *
  2297. *****************************************************************************/
  2298. static void iwl3945_bg_init_alive_start(struct work_struct *data)
  2299. {
  2300. struct iwl_priv *priv =
  2301. container_of(data, struct iwl_priv, init_alive_start.work);
  2302. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2303. return;
  2304. mutex_lock(&priv->mutex);
  2305. iwl3945_init_alive_start(priv);
  2306. mutex_unlock(&priv->mutex);
  2307. }
  2308. static void iwl3945_bg_alive_start(struct work_struct *data)
  2309. {
  2310. struct iwl_priv *priv =
  2311. container_of(data, struct iwl_priv, alive_start.work);
  2312. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2313. return;
  2314. mutex_lock(&priv->mutex);
  2315. iwl3945_alive_start(priv);
  2316. mutex_unlock(&priv->mutex);
  2317. }
  2318. /*
  2319. * 3945 cannot interrupt driver when hardware rf kill switch toggles;
  2320. * driver must poll CSR_GP_CNTRL_REG register for change. This register
  2321. * *is* readable even when device has been SW_RESET into low power mode
  2322. * (e.g. during RF KILL).
  2323. */
  2324. static void iwl3945_rfkill_poll(struct work_struct *data)
  2325. {
  2326. struct iwl_priv *priv =
  2327. container_of(data, struct iwl_priv, _3945.rfkill_poll.work);
  2328. bool old_rfkill = test_bit(STATUS_RF_KILL_HW, &priv->status);
  2329. bool new_rfkill = !(iwl_read32(priv, CSR_GP_CNTRL)
  2330. & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW);
  2331. if (new_rfkill != old_rfkill) {
  2332. if (new_rfkill)
  2333. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2334. else
  2335. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2336. wiphy_rfkill_set_hw_state(priv->hw->wiphy, new_rfkill);
  2337. IWL_DEBUG_RF_KILL(priv, "RF_KILL bit toggled to %s.\n",
  2338. new_rfkill ? "disable radio" : "enable radio");
  2339. }
  2340. /* Keep this running, even if radio now enabled. This will be
  2341. * cancelled in mac_start() if system decides to start again */
  2342. queue_delayed_work(priv->workqueue, &priv->_3945.rfkill_poll,
  2343. round_jiffies_relative(2 * HZ));
  2344. }
  2345. #define IWL_SCAN_CHECK_WATCHDOG (7 * HZ)
  2346. static void iwl3945_bg_request_scan(struct work_struct *data)
  2347. {
  2348. struct iwl_priv *priv =
  2349. container_of(data, struct iwl_priv, request_scan);
  2350. struct iwl_host_cmd cmd = {
  2351. .id = REPLY_SCAN_CMD,
  2352. .len = sizeof(struct iwl3945_scan_cmd),
  2353. .flags = CMD_SIZE_HUGE,
  2354. };
  2355. int rc = 0;
  2356. struct iwl3945_scan_cmd *scan;
  2357. struct ieee80211_conf *conf = NULL;
  2358. u8 n_probes = 0;
  2359. enum ieee80211_band band;
  2360. bool is_active = false;
  2361. conf = ieee80211_get_hw_conf(priv->hw);
  2362. mutex_lock(&priv->mutex);
  2363. cancel_delayed_work(&priv->scan_check);
  2364. if (!iwl_is_ready(priv)) {
  2365. IWL_WARN(priv, "request scan called when driver not ready.\n");
  2366. goto done;
  2367. }
  2368. /* Make sure the scan wasn't canceled before this queued work
  2369. * was given the chance to run... */
  2370. if (!test_bit(STATUS_SCANNING, &priv->status))
  2371. goto done;
  2372. /* This should never be called or scheduled if there is currently
  2373. * a scan active in the hardware. */
  2374. if (test_bit(STATUS_SCAN_HW, &priv->status)) {
  2375. IWL_DEBUG_INFO(priv, "Multiple concurrent scan requests "
  2376. "Ignoring second request.\n");
  2377. rc = -EIO;
  2378. goto done;
  2379. }
  2380. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2381. IWL_DEBUG_SCAN(priv, "Aborting scan due to device shutdown\n");
  2382. goto done;
  2383. }
  2384. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  2385. IWL_DEBUG_HC(priv,
  2386. "Scan request while abort pending. Queuing.\n");
  2387. goto done;
  2388. }
  2389. if (iwl_is_rfkill(priv)) {
  2390. IWL_DEBUG_HC(priv, "Aborting scan due to RF Kill activation\n");
  2391. goto done;
  2392. }
  2393. if (!test_bit(STATUS_READY, &priv->status)) {
  2394. IWL_DEBUG_HC(priv,
  2395. "Scan request while uninitialized. Queuing.\n");
  2396. goto done;
  2397. }
  2398. if (!priv->scan_bands) {
  2399. IWL_DEBUG_HC(priv, "Aborting scan due to no requested bands\n");
  2400. goto done;
  2401. }
  2402. if (!priv->scan) {
  2403. priv->scan = kmalloc(sizeof(struct iwl3945_scan_cmd) +
  2404. IWL_MAX_SCAN_SIZE, GFP_KERNEL);
  2405. if (!priv->scan) {
  2406. rc = -ENOMEM;
  2407. goto done;
  2408. }
  2409. }
  2410. scan = priv->scan;
  2411. memset(scan, 0, sizeof(struct iwl3945_scan_cmd) + IWL_MAX_SCAN_SIZE);
  2412. scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
  2413. scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
  2414. if (iwl_is_associated(priv)) {
  2415. u16 interval = 0;
  2416. u32 extra;
  2417. u32 suspend_time = 100;
  2418. u32 scan_suspend_time = 100;
  2419. unsigned long flags;
  2420. IWL_DEBUG_INFO(priv, "Scanning while associated...\n");
  2421. spin_lock_irqsave(&priv->lock, flags);
  2422. interval = priv->beacon_int;
  2423. spin_unlock_irqrestore(&priv->lock, flags);
  2424. scan->suspend_time = 0;
  2425. scan->max_out_time = cpu_to_le32(200 * 1024);
  2426. if (!interval)
  2427. interval = suspend_time;
  2428. /*
  2429. * suspend time format:
  2430. * 0-19: beacon interval in usec (time before exec.)
  2431. * 20-23: 0
  2432. * 24-31: number of beacons (suspend between channels)
  2433. */
  2434. extra = (suspend_time / interval) << 24;
  2435. scan_suspend_time = 0xFF0FFFFF &
  2436. (extra | ((suspend_time % interval) * 1024));
  2437. scan->suspend_time = cpu_to_le32(scan_suspend_time);
  2438. IWL_DEBUG_SCAN(priv, "suspend_time 0x%X beacon interval %d\n",
  2439. scan_suspend_time, interval);
  2440. }
  2441. if (priv->scan_request->n_ssids) {
  2442. int i, p = 0;
  2443. IWL_DEBUG_SCAN(priv, "Kicking off active scan\n");
  2444. for (i = 0; i < priv->scan_request->n_ssids; i++) {
  2445. /* always does wildcard anyway */
  2446. if (!priv->scan_request->ssids[i].ssid_len)
  2447. continue;
  2448. scan->direct_scan[p].id = WLAN_EID_SSID;
  2449. scan->direct_scan[p].len =
  2450. priv->scan_request->ssids[i].ssid_len;
  2451. memcpy(scan->direct_scan[p].ssid,
  2452. priv->scan_request->ssids[i].ssid,
  2453. priv->scan_request->ssids[i].ssid_len);
  2454. n_probes++;
  2455. p++;
  2456. }
  2457. is_active = true;
  2458. } else
  2459. IWL_DEBUG_SCAN(priv, "Kicking off passive scan.\n");
  2460. /* We don't build a direct scan probe request; the uCode will do
  2461. * that based on the direct_mask added to each channel entry */
  2462. scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
  2463. scan->tx_cmd.sta_id = priv->hw_params.bcast_sta_id;
  2464. scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  2465. /* flags + rate selection */
  2466. if (priv->scan_bands & BIT(IEEE80211_BAND_2GHZ)) {
  2467. scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
  2468. scan->tx_cmd.rate = IWL_RATE_1M_PLCP;
  2469. scan->good_CRC_th = 0;
  2470. band = IEEE80211_BAND_2GHZ;
  2471. } else if (priv->scan_bands & BIT(IEEE80211_BAND_5GHZ)) {
  2472. scan->tx_cmd.rate = IWL_RATE_6M_PLCP;
  2473. /*
  2474. * If active scaning is requested but a certain channel
  2475. * is marked passive, we can do active scanning if we
  2476. * detect transmissions.
  2477. */
  2478. scan->good_CRC_th = is_active ? IWL_GOOD_CRC_TH : 0;
  2479. band = IEEE80211_BAND_5GHZ;
  2480. } else {
  2481. IWL_WARN(priv, "Invalid scan band count\n");
  2482. goto done;
  2483. }
  2484. scan->tx_cmd.len = cpu_to_le16(
  2485. iwl_fill_probe_req(priv,
  2486. (struct ieee80211_mgmt *)scan->data,
  2487. priv->scan_request->ie,
  2488. priv->scan_request->ie_len,
  2489. IWL_MAX_SCAN_SIZE - sizeof(*scan)));
  2490. /* select Rx antennas */
  2491. scan->flags |= iwl3945_get_antenna_flags(priv);
  2492. if (iwl_is_monitor_mode(priv))
  2493. scan->filter_flags = RXON_FILTER_PROMISC_MSK;
  2494. scan->channel_count =
  2495. iwl3945_get_channels_for_scan(priv, band, is_active, n_probes,
  2496. (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]);
  2497. if (scan->channel_count == 0) {
  2498. IWL_DEBUG_SCAN(priv, "channel count %d\n", scan->channel_count);
  2499. goto done;
  2500. }
  2501. cmd.len += le16_to_cpu(scan->tx_cmd.len) +
  2502. scan->channel_count * sizeof(struct iwl3945_scan_channel);
  2503. cmd.data = scan;
  2504. scan->len = cpu_to_le16(cmd.len);
  2505. set_bit(STATUS_SCAN_HW, &priv->status);
  2506. rc = iwl_send_cmd_sync(priv, &cmd);
  2507. if (rc)
  2508. goto done;
  2509. queue_delayed_work(priv->workqueue, &priv->scan_check,
  2510. IWL_SCAN_CHECK_WATCHDOG);
  2511. mutex_unlock(&priv->mutex);
  2512. return;
  2513. done:
  2514. /* can not perform scan make sure we clear scanning
  2515. * bits from status so next scan request can be performed.
  2516. * if we dont clear scanning status bit here all next scan
  2517. * will fail
  2518. */
  2519. clear_bit(STATUS_SCAN_HW, &priv->status);
  2520. clear_bit(STATUS_SCANNING, &priv->status);
  2521. /* inform mac80211 scan aborted */
  2522. queue_work(priv->workqueue, &priv->scan_completed);
  2523. mutex_unlock(&priv->mutex);
  2524. }
  2525. static void iwl3945_bg_restart(struct work_struct *data)
  2526. {
  2527. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2528. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2529. return;
  2530. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  2531. mutex_lock(&priv->mutex);
  2532. priv->vif = NULL;
  2533. priv->is_open = 0;
  2534. mutex_unlock(&priv->mutex);
  2535. iwl3945_down(priv);
  2536. ieee80211_restart_hw(priv->hw);
  2537. } else {
  2538. iwl3945_down(priv);
  2539. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2540. return;
  2541. mutex_lock(&priv->mutex);
  2542. __iwl3945_up(priv);
  2543. mutex_unlock(&priv->mutex);
  2544. }
  2545. }
  2546. static void iwl3945_bg_rx_replenish(struct work_struct *data)
  2547. {
  2548. struct iwl_priv *priv =
  2549. container_of(data, struct iwl_priv, rx_replenish);
  2550. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2551. return;
  2552. mutex_lock(&priv->mutex);
  2553. iwl3945_rx_replenish(priv);
  2554. mutex_unlock(&priv->mutex);
  2555. }
  2556. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  2557. void iwl3945_post_associate(struct iwl_priv *priv)
  2558. {
  2559. int rc = 0;
  2560. struct ieee80211_conf *conf = NULL;
  2561. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  2562. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2563. return;
  2564. }
  2565. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2566. priv->assoc_id, priv->active_rxon.bssid_addr);
  2567. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2568. return;
  2569. if (!priv->vif || !priv->is_open)
  2570. return;
  2571. iwl_scan_cancel_timeout(priv, 200);
  2572. conf = ieee80211_get_hw_conf(priv->hw);
  2573. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2574. iwlcore_commit_rxon(priv);
  2575. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2576. iwl_setup_rxon_timing(priv);
  2577. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2578. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2579. if (rc)
  2580. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2581. "Attempting to continue.\n");
  2582. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2583. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2584. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2585. priv->assoc_id, priv->beacon_int);
  2586. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2587. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2588. else
  2589. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2590. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2591. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2592. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2593. else
  2594. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2595. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2596. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2597. }
  2598. iwlcore_commit_rxon(priv);
  2599. switch (priv->iw_mode) {
  2600. case NL80211_IFTYPE_STATION:
  2601. iwl3945_rate_scale_init(priv->hw, IWL_AP_ID);
  2602. break;
  2603. case NL80211_IFTYPE_ADHOC:
  2604. priv->assoc_id = 1;
  2605. iwl_add_station(priv, priv->bssid, 0, CMD_SYNC, NULL);
  2606. iwl3945_sync_sta(priv, IWL_STA_ID,
  2607. (priv->band == IEEE80211_BAND_5GHZ) ?
  2608. IWL_RATE_6M_PLCP : IWL_RATE_1M_PLCP,
  2609. CMD_ASYNC);
  2610. iwl3945_rate_scale_init(priv->hw, IWL_STA_ID);
  2611. iwl3945_send_beacon_cmd(priv);
  2612. break;
  2613. default:
  2614. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2615. __func__, priv->iw_mode);
  2616. break;
  2617. }
  2618. iwl_activate_qos(priv, 0);
  2619. /* we have just associated, don't start scan too early */
  2620. priv->next_scan_jiffies = jiffies + IWL_DELAY_NEXT_SCAN;
  2621. }
  2622. /*****************************************************************************
  2623. *
  2624. * mac80211 entry point functions
  2625. *
  2626. *****************************************************************************/
  2627. #define UCODE_READY_TIMEOUT (2 * HZ)
  2628. static int iwl3945_mac_start(struct ieee80211_hw *hw)
  2629. {
  2630. struct iwl_priv *priv = hw->priv;
  2631. int ret;
  2632. IWL_DEBUG_MAC80211(priv, "enter\n");
  2633. /* we should be verifying the device is ready to be opened */
  2634. mutex_lock(&priv->mutex);
  2635. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  2636. * ucode filename and max sizes are card-specific. */
  2637. if (!priv->ucode_code.len) {
  2638. ret = iwl3945_read_ucode(priv);
  2639. if (ret) {
  2640. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  2641. mutex_unlock(&priv->mutex);
  2642. goto out_release_irq;
  2643. }
  2644. }
  2645. ret = __iwl3945_up(priv);
  2646. mutex_unlock(&priv->mutex);
  2647. if (ret)
  2648. goto out_release_irq;
  2649. IWL_DEBUG_INFO(priv, "Start UP work.\n");
  2650. /* Wait for START_ALIVE from ucode. Otherwise callbacks from
  2651. * mac80211 will not be run successfully. */
  2652. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2653. test_bit(STATUS_READY, &priv->status),
  2654. UCODE_READY_TIMEOUT);
  2655. if (!ret) {
  2656. if (!test_bit(STATUS_READY, &priv->status)) {
  2657. IWL_ERR(priv,
  2658. "Wait for START_ALIVE timeout after %dms.\n",
  2659. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2660. ret = -ETIMEDOUT;
  2661. goto out_release_irq;
  2662. }
  2663. }
  2664. /* ucode is running and will send rfkill notifications,
  2665. * no need to poll the killswitch state anymore */
  2666. cancel_delayed_work(&priv->_3945.rfkill_poll);
  2667. iwl_led_start(priv);
  2668. priv->is_open = 1;
  2669. IWL_DEBUG_MAC80211(priv, "leave\n");
  2670. return 0;
  2671. out_release_irq:
  2672. priv->is_open = 0;
  2673. IWL_DEBUG_MAC80211(priv, "leave - failed\n");
  2674. return ret;
  2675. }
  2676. static void iwl3945_mac_stop(struct ieee80211_hw *hw)
  2677. {
  2678. struct iwl_priv *priv = hw->priv;
  2679. IWL_DEBUG_MAC80211(priv, "enter\n");
  2680. if (!priv->is_open) {
  2681. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  2682. return;
  2683. }
  2684. priv->is_open = 0;
  2685. if (iwl_is_ready_rf(priv)) {
  2686. /* stop mac, cancel any scan request and clear
  2687. * RXON_FILTER_ASSOC_MSK BIT
  2688. */
  2689. mutex_lock(&priv->mutex);
  2690. iwl_scan_cancel_timeout(priv, 100);
  2691. mutex_unlock(&priv->mutex);
  2692. }
  2693. iwl3945_down(priv);
  2694. flush_workqueue(priv->workqueue);
  2695. /* start polling the killswitch state again */
  2696. queue_delayed_work(priv->workqueue, &priv->_3945.rfkill_poll,
  2697. round_jiffies_relative(2 * HZ));
  2698. IWL_DEBUG_MAC80211(priv, "leave\n");
  2699. }
  2700. static int iwl3945_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2701. {
  2702. struct iwl_priv *priv = hw->priv;
  2703. IWL_DEBUG_MAC80211(priv, "enter\n");
  2704. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2705. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2706. if (iwl3945_tx_skb(priv, skb))
  2707. dev_kfree_skb_any(skb);
  2708. IWL_DEBUG_MAC80211(priv, "leave\n");
  2709. return NETDEV_TX_OK;
  2710. }
  2711. void iwl3945_config_ap(struct iwl_priv *priv)
  2712. {
  2713. int rc = 0;
  2714. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2715. return;
  2716. /* The following should be done only at AP bring up */
  2717. if (!(iwl_is_associated(priv))) {
  2718. /* RXON - unassoc (to set timing command) */
  2719. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2720. iwlcore_commit_rxon(priv);
  2721. /* RXON Timing */
  2722. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2723. iwl_setup_rxon_timing(priv);
  2724. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2725. sizeof(priv->rxon_timing),
  2726. &priv->rxon_timing);
  2727. if (rc)
  2728. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2729. "Attempting to continue.\n");
  2730. /* FIXME: what should be the assoc_id for AP? */
  2731. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2732. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2733. priv->staging_rxon.flags |=
  2734. RXON_FLG_SHORT_PREAMBLE_MSK;
  2735. else
  2736. priv->staging_rxon.flags &=
  2737. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2738. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2739. if (priv->assoc_capability &
  2740. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2741. priv->staging_rxon.flags |=
  2742. RXON_FLG_SHORT_SLOT_MSK;
  2743. else
  2744. priv->staging_rxon.flags &=
  2745. ~RXON_FLG_SHORT_SLOT_MSK;
  2746. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2747. priv->staging_rxon.flags &=
  2748. ~RXON_FLG_SHORT_SLOT_MSK;
  2749. }
  2750. /* restore RXON assoc */
  2751. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2752. iwlcore_commit_rxon(priv);
  2753. iwl_add_station(priv, iwl_bcast_addr, 0, CMD_SYNC, NULL);
  2754. }
  2755. iwl3945_send_beacon_cmd(priv);
  2756. /* FIXME - we need to add code here to detect a totally new
  2757. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2758. * clear sta table, add BCAST sta... */
  2759. }
  2760. static int iwl3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2761. struct ieee80211_vif *vif,
  2762. struct ieee80211_sta *sta,
  2763. struct ieee80211_key_conf *key)
  2764. {
  2765. struct iwl_priv *priv = hw->priv;
  2766. const u8 *addr;
  2767. int ret = 0;
  2768. u8 sta_id = IWL_INVALID_STATION;
  2769. u8 static_key;
  2770. IWL_DEBUG_MAC80211(priv, "enter\n");
  2771. if (iwl3945_mod_params.sw_crypto) {
  2772. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2773. return -EOPNOTSUPP;
  2774. }
  2775. addr = sta ? sta->addr : iwl_bcast_addr;
  2776. static_key = !iwl_is_associated(priv);
  2777. if (!static_key) {
  2778. sta_id = iwl_find_station(priv, addr);
  2779. if (sta_id == IWL_INVALID_STATION) {
  2780. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  2781. addr);
  2782. return -EINVAL;
  2783. }
  2784. }
  2785. mutex_lock(&priv->mutex);
  2786. iwl_scan_cancel_timeout(priv, 100);
  2787. mutex_unlock(&priv->mutex);
  2788. switch (cmd) {
  2789. case SET_KEY:
  2790. if (static_key)
  2791. ret = iwl3945_set_static_key(priv, key);
  2792. else
  2793. ret = iwl3945_set_dynamic_key(priv, key, sta_id);
  2794. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2795. break;
  2796. case DISABLE_KEY:
  2797. if (static_key)
  2798. ret = iwl3945_remove_static_key(priv);
  2799. else
  2800. ret = iwl3945_clear_sta_key_info(priv, sta_id);
  2801. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2802. break;
  2803. default:
  2804. ret = -EINVAL;
  2805. }
  2806. IWL_DEBUG_MAC80211(priv, "leave\n");
  2807. return ret;
  2808. }
  2809. /*****************************************************************************
  2810. *
  2811. * sysfs attributes
  2812. *
  2813. *****************************************************************************/
  2814. #ifdef CONFIG_IWLWIFI_DEBUG
  2815. /*
  2816. * The following adds a new attribute to the sysfs representation
  2817. * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
  2818. * used for controlling the debug level.
  2819. *
  2820. * See the level definitions in iwl for details.
  2821. *
  2822. * The debug_level being managed using sysfs below is a per device debug
  2823. * level that is used instead of the global debug level if it (the per
  2824. * device debug level) is set.
  2825. */
  2826. static ssize_t show_debug_level(struct device *d,
  2827. struct device_attribute *attr, char *buf)
  2828. {
  2829. struct iwl_priv *priv = dev_get_drvdata(d);
  2830. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  2831. }
  2832. static ssize_t store_debug_level(struct device *d,
  2833. struct device_attribute *attr,
  2834. const char *buf, size_t count)
  2835. {
  2836. struct iwl_priv *priv = dev_get_drvdata(d);
  2837. unsigned long val;
  2838. int ret;
  2839. ret = strict_strtoul(buf, 0, &val);
  2840. if (ret)
  2841. IWL_INFO(priv, "%s is not in hex or decimal form.\n", buf);
  2842. else {
  2843. priv->debug_level = val;
  2844. if (iwl_alloc_traffic_mem(priv))
  2845. IWL_ERR(priv,
  2846. "Not enough memory to generate traffic log\n");
  2847. }
  2848. return strnlen(buf, count);
  2849. }
  2850. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2851. show_debug_level, store_debug_level);
  2852. #endif /* CONFIG_IWLWIFI_DEBUG */
  2853. static ssize_t show_temperature(struct device *d,
  2854. struct device_attribute *attr, char *buf)
  2855. {
  2856. struct iwl_priv *priv = dev_get_drvdata(d);
  2857. if (!iwl_is_alive(priv))
  2858. return -EAGAIN;
  2859. return sprintf(buf, "%d\n", iwl3945_hw_get_temperature(priv));
  2860. }
  2861. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2862. static ssize_t show_tx_power(struct device *d,
  2863. struct device_attribute *attr, char *buf)
  2864. {
  2865. struct iwl_priv *priv = dev_get_drvdata(d);
  2866. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2867. }
  2868. static ssize_t store_tx_power(struct device *d,
  2869. struct device_attribute *attr,
  2870. const char *buf, size_t count)
  2871. {
  2872. struct iwl_priv *priv = dev_get_drvdata(d);
  2873. char *p = (char *)buf;
  2874. u32 val;
  2875. val = simple_strtoul(p, &p, 10);
  2876. if (p == buf)
  2877. IWL_INFO(priv, ": %s is not in decimal form.\n", buf);
  2878. else
  2879. iwl3945_hw_reg_set_txpower(priv, val);
  2880. return count;
  2881. }
  2882. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2883. static ssize_t show_flags(struct device *d,
  2884. struct device_attribute *attr, char *buf)
  2885. {
  2886. struct iwl_priv *priv = dev_get_drvdata(d);
  2887. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  2888. }
  2889. static ssize_t store_flags(struct device *d,
  2890. struct device_attribute *attr,
  2891. const char *buf, size_t count)
  2892. {
  2893. struct iwl_priv *priv = dev_get_drvdata(d);
  2894. u32 flags = simple_strtoul(buf, NULL, 0);
  2895. mutex_lock(&priv->mutex);
  2896. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2897. /* Cancel any currently running scans... */
  2898. if (iwl_scan_cancel_timeout(priv, 100))
  2899. IWL_WARN(priv, "Could not cancel scan.\n");
  2900. else {
  2901. IWL_DEBUG_INFO(priv, "Committing rxon.flags = 0x%04X\n",
  2902. flags);
  2903. priv->staging_rxon.flags = cpu_to_le32(flags);
  2904. iwlcore_commit_rxon(priv);
  2905. }
  2906. }
  2907. mutex_unlock(&priv->mutex);
  2908. return count;
  2909. }
  2910. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2911. static ssize_t show_filter_flags(struct device *d,
  2912. struct device_attribute *attr, char *buf)
  2913. {
  2914. struct iwl_priv *priv = dev_get_drvdata(d);
  2915. return sprintf(buf, "0x%04X\n",
  2916. le32_to_cpu(priv->active_rxon.filter_flags));
  2917. }
  2918. static ssize_t store_filter_flags(struct device *d,
  2919. struct device_attribute *attr,
  2920. const char *buf, size_t count)
  2921. {
  2922. struct iwl_priv *priv = dev_get_drvdata(d);
  2923. u32 filter_flags = simple_strtoul(buf, NULL, 0);
  2924. mutex_lock(&priv->mutex);
  2925. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  2926. /* Cancel any currently running scans... */
  2927. if (iwl_scan_cancel_timeout(priv, 100))
  2928. IWL_WARN(priv, "Could not cancel scan.\n");
  2929. else {
  2930. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  2931. "0x%04X\n", filter_flags);
  2932. priv->staging_rxon.filter_flags =
  2933. cpu_to_le32(filter_flags);
  2934. iwlcore_commit_rxon(priv);
  2935. }
  2936. }
  2937. mutex_unlock(&priv->mutex);
  2938. return count;
  2939. }
  2940. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  2941. store_filter_flags);
  2942. static ssize_t show_measurement(struct device *d,
  2943. struct device_attribute *attr, char *buf)
  2944. {
  2945. struct iwl_priv *priv = dev_get_drvdata(d);
  2946. struct iwl_spectrum_notification measure_report;
  2947. u32 size = sizeof(measure_report), len = 0, ofs = 0;
  2948. u8 *data = (u8 *)&measure_report;
  2949. unsigned long flags;
  2950. spin_lock_irqsave(&priv->lock, flags);
  2951. if (!(priv->measurement_status & MEASUREMENT_READY)) {
  2952. spin_unlock_irqrestore(&priv->lock, flags);
  2953. return 0;
  2954. }
  2955. memcpy(&measure_report, &priv->measure_report, size);
  2956. priv->measurement_status = 0;
  2957. spin_unlock_irqrestore(&priv->lock, flags);
  2958. while (size && (PAGE_SIZE - len)) {
  2959. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2960. PAGE_SIZE - len, 1);
  2961. len = strlen(buf);
  2962. if (PAGE_SIZE - len)
  2963. buf[len++] = '\n';
  2964. ofs += 16;
  2965. size -= min(size, 16U);
  2966. }
  2967. return len;
  2968. }
  2969. static ssize_t store_measurement(struct device *d,
  2970. struct device_attribute *attr,
  2971. const char *buf, size_t count)
  2972. {
  2973. struct iwl_priv *priv = dev_get_drvdata(d);
  2974. struct ieee80211_measurement_params params = {
  2975. .channel = le16_to_cpu(priv->active_rxon.channel),
  2976. .start_time = cpu_to_le64(priv->_3945.last_tsf),
  2977. .duration = cpu_to_le16(1),
  2978. };
  2979. u8 type = IWL_MEASURE_BASIC;
  2980. u8 buffer[32];
  2981. u8 channel;
  2982. if (count) {
  2983. char *p = buffer;
  2984. strncpy(buffer, buf, min(sizeof(buffer), count));
  2985. channel = simple_strtoul(p, NULL, 0);
  2986. if (channel)
  2987. params.channel = channel;
  2988. p = buffer;
  2989. while (*p && *p != ' ')
  2990. p++;
  2991. if (*p)
  2992. type = simple_strtoul(p + 1, NULL, 0);
  2993. }
  2994. IWL_DEBUG_INFO(priv, "Invoking measurement of type %d on "
  2995. "channel %d (for '%s')\n", type, params.channel, buf);
  2996. iwl3945_get_measurement(priv, &params, type);
  2997. return count;
  2998. }
  2999. static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
  3000. show_measurement, store_measurement);
  3001. static ssize_t store_retry_rate(struct device *d,
  3002. struct device_attribute *attr,
  3003. const char *buf, size_t count)
  3004. {
  3005. struct iwl_priv *priv = dev_get_drvdata(d);
  3006. priv->retry_rate = simple_strtoul(buf, NULL, 0);
  3007. if (priv->retry_rate <= 0)
  3008. priv->retry_rate = 1;
  3009. return count;
  3010. }
  3011. static ssize_t show_retry_rate(struct device *d,
  3012. struct device_attribute *attr, char *buf)
  3013. {
  3014. struct iwl_priv *priv = dev_get_drvdata(d);
  3015. return sprintf(buf, "%d", priv->retry_rate);
  3016. }
  3017. static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
  3018. store_retry_rate);
  3019. static ssize_t show_channels(struct device *d,
  3020. struct device_attribute *attr, char *buf)
  3021. {
  3022. /* all this shit doesn't belong into sysfs anyway */
  3023. return 0;
  3024. }
  3025. static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
  3026. static ssize_t show_statistics(struct device *d,
  3027. struct device_attribute *attr, char *buf)
  3028. {
  3029. struct iwl_priv *priv = dev_get_drvdata(d);
  3030. u32 size = sizeof(struct iwl3945_notif_statistics);
  3031. u32 len = 0, ofs = 0;
  3032. u8 *data = (u8 *)&priv->_3945.statistics;
  3033. int rc = 0;
  3034. if (!iwl_is_alive(priv))
  3035. return -EAGAIN;
  3036. mutex_lock(&priv->mutex);
  3037. rc = iwl_send_statistics_request(priv, CMD_SYNC, false);
  3038. mutex_unlock(&priv->mutex);
  3039. if (rc) {
  3040. len = sprintf(buf,
  3041. "Error sending statistics request: 0x%08X\n", rc);
  3042. return len;
  3043. }
  3044. while (size && (PAGE_SIZE - len)) {
  3045. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  3046. PAGE_SIZE - len, 1);
  3047. len = strlen(buf);
  3048. if (PAGE_SIZE - len)
  3049. buf[len++] = '\n';
  3050. ofs += 16;
  3051. size -= min(size, 16U);
  3052. }
  3053. return len;
  3054. }
  3055. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  3056. static ssize_t show_antenna(struct device *d,
  3057. struct device_attribute *attr, char *buf)
  3058. {
  3059. struct iwl_priv *priv = dev_get_drvdata(d);
  3060. if (!iwl_is_alive(priv))
  3061. return -EAGAIN;
  3062. return sprintf(buf, "%d\n", iwl3945_mod_params.antenna);
  3063. }
  3064. static ssize_t store_antenna(struct device *d,
  3065. struct device_attribute *attr,
  3066. const char *buf, size_t count)
  3067. {
  3068. struct iwl_priv *priv __maybe_unused = dev_get_drvdata(d);
  3069. int ant;
  3070. if (count == 0)
  3071. return 0;
  3072. if (sscanf(buf, "%1i", &ant) != 1) {
  3073. IWL_DEBUG_INFO(priv, "not in hex or decimal form.\n");
  3074. return count;
  3075. }
  3076. if ((ant >= 0) && (ant <= 2)) {
  3077. IWL_DEBUG_INFO(priv, "Setting antenna select to %d.\n", ant);
  3078. iwl3945_mod_params.antenna = (enum iwl3945_antenna)ant;
  3079. } else
  3080. IWL_DEBUG_INFO(priv, "Bad antenna select value %d.\n", ant);
  3081. return count;
  3082. }
  3083. static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna);
  3084. static ssize_t show_status(struct device *d,
  3085. struct device_attribute *attr, char *buf)
  3086. {
  3087. struct iwl_priv *priv = dev_get_drvdata(d);
  3088. if (!iwl_is_alive(priv))
  3089. return -EAGAIN;
  3090. return sprintf(buf, "0x%08x\n", (int)priv->status);
  3091. }
  3092. static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
  3093. static ssize_t dump_error_log(struct device *d,
  3094. struct device_attribute *attr,
  3095. const char *buf, size_t count)
  3096. {
  3097. struct iwl_priv *priv = dev_get_drvdata(d);
  3098. char *p = (char *)buf;
  3099. if (p[0] == '1')
  3100. iwl3945_dump_nic_error_log(priv);
  3101. return strnlen(buf, count);
  3102. }
  3103. static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
  3104. /*****************************************************************************
  3105. *
  3106. * driver setup and tear down
  3107. *
  3108. *****************************************************************************/
  3109. static void iwl3945_setup_deferred_work(struct iwl_priv *priv)
  3110. {
  3111. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  3112. init_waitqueue_head(&priv->wait_command_queue);
  3113. INIT_WORK(&priv->restart, iwl3945_bg_restart);
  3114. INIT_WORK(&priv->rx_replenish, iwl3945_bg_rx_replenish);
  3115. INIT_WORK(&priv->beacon_update, iwl3945_bg_beacon_update);
  3116. INIT_DELAYED_WORK(&priv->init_alive_start, iwl3945_bg_init_alive_start);
  3117. INIT_DELAYED_WORK(&priv->alive_start, iwl3945_bg_alive_start);
  3118. INIT_DELAYED_WORK(&priv->_3945.rfkill_poll, iwl3945_rfkill_poll);
  3119. INIT_WORK(&priv->scan_completed, iwl_bg_scan_completed);
  3120. INIT_WORK(&priv->request_scan, iwl3945_bg_request_scan);
  3121. INIT_WORK(&priv->abort_scan, iwl_bg_abort_scan);
  3122. INIT_DELAYED_WORK(&priv->scan_check, iwl_bg_scan_check);
  3123. iwl3945_hw_setup_deferred_work(priv);
  3124. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  3125. iwl3945_irq_tasklet, (unsigned long)priv);
  3126. }
  3127. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv)
  3128. {
  3129. iwl3945_hw_cancel_deferred_work(priv);
  3130. cancel_delayed_work_sync(&priv->init_alive_start);
  3131. cancel_delayed_work(&priv->scan_check);
  3132. cancel_delayed_work(&priv->alive_start);
  3133. cancel_work_sync(&priv->beacon_update);
  3134. }
  3135. static struct attribute *iwl3945_sysfs_entries[] = {
  3136. &dev_attr_antenna.attr,
  3137. &dev_attr_channels.attr,
  3138. &dev_attr_dump_errors.attr,
  3139. &dev_attr_flags.attr,
  3140. &dev_attr_filter_flags.attr,
  3141. &dev_attr_measurement.attr,
  3142. &dev_attr_retry_rate.attr,
  3143. &dev_attr_statistics.attr,
  3144. &dev_attr_status.attr,
  3145. &dev_attr_temperature.attr,
  3146. &dev_attr_tx_power.attr,
  3147. #ifdef CONFIG_IWLWIFI_DEBUG
  3148. &dev_attr_debug_level.attr,
  3149. #endif
  3150. NULL
  3151. };
  3152. static struct attribute_group iwl3945_attribute_group = {
  3153. .name = NULL, /* put in device directory */
  3154. .attrs = iwl3945_sysfs_entries,
  3155. };
  3156. static struct ieee80211_ops iwl3945_hw_ops = {
  3157. .tx = iwl3945_mac_tx,
  3158. .start = iwl3945_mac_start,
  3159. .stop = iwl3945_mac_stop,
  3160. .add_interface = iwl_mac_add_interface,
  3161. .remove_interface = iwl_mac_remove_interface,
  3162. .config = iwl_mac_config,
  3163. .configure_filter = iwl_configure_filter,
  3164. .set_key = iwl3945_mac_set_key,
  3165. .conf_tx = iwl_mac_conf_tx,
  3166. .reset_tsf = iwl_mac_reset_tsf,
  3167. .bss_info_changed = iwl_bss_info_changed,
  3168. .hw_scan = iwl_mac_hw_scan
  3169. };
  3170. static int iwl3945_init_drv(struct iwl_priv *priv)
  3171. {
  3172. int ret;
  3173. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3174. priv->retry_rate = 1;
  3175. priv->ibss_beacon = NULL;
  3176. spin_lock_init(&priv->sta_lock);
  3177. spin_lock_init(&priv->hcmd_lock);
  3178. INIT_LIST_HEAD(&priv->free_frames);
  3179. mutex_init(&priv->mutex);
  3180. mutex_init(&priv->sync_cmd_mutex);
  3181. /* Clear the driver's (not device's) station table */
  3182. iwl_clear_stations_table(priv);
  3183. priv->ieee_channels = NULL;
  3184. priv->ieee_rates = NULL;
  3185. priv->band = IEEE80211_BAND_2GHZ;
  3186. priv->iw_mode = NL80211_IFTYPE_STATION;
  3187. priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF;
  3188. iwl_reset_qos(priv);
  3189. priv->qos_data.qos_active = 0;
  3190. priv->qos_data.qos_cap.val = 0;
  3191. priv->tx_power_user_lmt = IWL_DEFAULT_TX_POWER;
  3192. if (eeprom->version < EEPROM_3945_EEPROM_VERSION) {
  3193. IWL_WARN(priv, "Unsupported EEPROM version: 0x%04X\n",
  3194. eeprom->version);
  3195. ret = -EINVAL;
  3196. goto err;
  3197. }
  3198. ret = iwl_init_channel_map(priv);
  3199. if (ret) {
  3200. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  3201. goto err;
  3202. }
  3203. /* Set up txpower settings in driver for all channels */
  3204. if (iwl3945_txpower_set_from_eeprom(priv)) {
  3205. ret = -EIO;
  3206. goto err_free_channel_map;
  3207. }
  3208. ret = iwlcore_init_geos(priv);
  3209. if (ret) {
  3210. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  3211. goto err_free_channel_map;
  3212. }
  3213. iwl3945_init_hw_rates(priv, priv->ieee_rates);
  3214. return 0;
  3215. err_free_channel_map:
  3216. iwl_free_channel_map(priv);
  3217. err:
  3218. return ret;
  3219. }
  3220. static int iwl3945_setup_mac(struct iwl_priv *priv)
  3221. {
  3222. int ret;
  3223. struct ieee80211_hw *hw = priv->hw;
  3224. hw->rate_control_algorithm = "iwl-3945-rs";
  3225. hw->sta_data_size = sizeof(struct iwl3945_sta_priv);
  3226. /* Tell mac80211 our characteristics */
  3227. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  3228. IEEE80211_HW_NOISE_DBM |
  3229. IEEE80211_HW_SPECTRUM_MGMT;
  3230. if (!priv->cfg->broken_powersave)
  3231. hw->flags |= IEEE80211_HW_SUPPORTS_PS |
  3232. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  3233. hw->wiphy->interface_modes =
  3234. BIT(NL80211_IFTYPE_STATION) |
  3235. BIT(NL80211_IFTYPE_ADHOC);
  3236. hw->wiphy->flags |= WIPHY_FLAG_STRICT_REGULATORY |
  3237. WIPHY_FLAG_DISABLE_BEACON_HINTS;
  3238. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX_3945;
  3239. /* we create the 802.11 header and a zero-length SSID element */
  3240. hw->wiphy->max_scan_ie_len = IWL_MAX_PROBE_REQUEST - 24 - 2;
  3241. /* Default value; 4 EDCA QOS priorities */
  3242. hw->queues = 4;
  3243. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  3244. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  3245. &priv->bands[IEEE80211_BAND_2GHZ];
  3246. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  3247. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  3248. &priv->bands[IEEE80211_BAND_5GHZ];
  3249. ret = ieee80211_register_hw(priv->hw);
  3250. if (ret) {
  3251. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  3252. return ret;
  3253. }
  3254. priv->mac80211_registered = 1;
  3255. return 0;
  3256. }
  3257. static int iwl3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  3258. {
  3259. int err = 0;
  3260. struct iwl_priv *priv;
  3261. struct ieee80211_hw *hw;
  3262. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  3263. struct iwl3945_eeprom *eeprom;
  3264. unsigned long flags;
  3265. /***********************
  3266. * 1. Allocating HW data
  3267. * ********************/
  3268. /* mac80211 allocates memory for this device instance, including
  3269. * space for this driver's private structure */
  3270. hw = iwl_alloc_all(cfg, &iwl3945_hw_ops);
  3271. if (hw == NULL) {
  3272. printk(KERN_ERR DRV_NAME "Can not allocate network device\n");
  3273. err = -ENOMEM;
  3274. goto out;
  3275. }
  3276. priv = hw->priv;
  3277. SET_IEEE80211_DEV(hw, &pdev->dev);
  3278. /*
  3279. * Disabling hardware scan means that mac80211 will perform scans
  3280. * "the hard way", rather than using device's scan.
  3281. */
  3282. if (iwl3945_mod_params.disable_hw_scan) {
  3283. IWL_DEBUG_INFO(priv, "Disabling hw_scan\n");
  3284. iwl3945_hw_ops.hw_scan = NULL;
  3285. }
  3286. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  3287. priv->cfg = cfg;
  3288. priv->pci_dev = pdev;
  3289. priv->inta_mask = CSR_INI_SET_MASK;
  3290. #ifdef CONFIG_IWLWIFI_DEBUG
  3291. atomic_set(&priv->restrict_refcnt, 0);
  3292. #endif
  3293. if (iwl_alloc_traffic_mem(priv))
  3294. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  3295. /***************************
  3296. * 2. Initializing PCI bus
  3297. * *************************/
  3298. if (pci_enable_device(pdev)) {
  3299. err = -ENODEV;
  3300. goto out_ieee80211_free_hw;
  3301. }
  3302. pci_set_master(pdev);
  3303. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  3304. if (!err)
  3305. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  3306. if (err) {
  3307. IWL_WARN(priv, "No suitable DMA available.\n");
  3308. goto out_pci_disable_device;
  3309. }
  3310. pci_set_drvdata(pdev, priv);
  3311. err = pci_request_regions(pdev, DRV_NAME);
  3312. if (err)
  3313. goto out_pci_disable_device;
  3314. /***********************
  3315. * 3. Read REV Register
  3316. * ********************/
  3317. priv->hw_base = pci_iomap(pdev, 0, 0);
  3318. if (!priv->hw_base) {
  3319. err = -ENODEV;
  3320. goto out_pci_release_regions;
  3321. }
  3322. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  3323. (unsigned long long) pci_resource_len(pdev, 0));
  3324. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  3325. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3326. * PCI Tx retries from interfering with C3 CPU state */
  3327. pci_write_config_byte(pdev, 0x41, 0x00);
  3328. /* these spin locks will be used in apm_ops.init and EEPROM access
  3329. * we should init now
  3330. */
  3331. spin_lock_init(&priv->reg_lock);
  3332. spin_lock_init(&priv->lock);
  3333. /*
  3334. * stop and reset the on-board processor just in case it is in a
  3335. * strange state ... like being left stranded by a primary kernel
  3336. * and this is now the kdump kernel trying to start up
  3337. */
  3338. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  3339. /***********************
  3340. * 4. Read EEPROM
  3341. * ********************/
  3342. /* Read the EEPROM */
  3343. err = iwl_eeprom_init(priv);
  3344. if (err) {
  3345. IWL_ERR(priv, "Unable to init EEPROM\n");
  3346. goto out_iounmap;
  3347. }
  3348. /* MAC Address location in EEPROM same for 3945/4965 */
  3349. eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3350. memcpy(priv->mac_addr, eeprom->mac_address, ETH_ALEN);
  3351. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  3352. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  3353. /***********************
  3354. * 5. Setup HW Constants
  3355. * ********************/
  3356. /* Device-specific setup */
  3357. if (iwl3945_hw_set_hw_params(priv)) {
  3358. IWL_ERR(priv, "failed to set hw settings\n");
  3359. goto out_eeprom_free;
  3360. }
  3361. /***********************
  3362. * 6. Setup priv
  3363. * ********************/
  3364. err = iwl3945_init_drv(priv);
  3365. if (err) {
  3366. IWL_ERR(priv, "initializing driver failed\n");
  3367. goto out_unset_hw_params;
  3368. }
  3369. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s\n",
  3370. priv->cfg->name);
  3371. /***********************
  3372. * 7. Setup Services
  3373. * ********************/
  3374. spin_lock_irqsave(&priv->lock, flags);
  3375. iwl_disable_interrupts(priv);
  3376. spin_unlock_irqrestore(&priv->lock, flags);
  3377. pci_enable_msi(priv->pci_dev);
  3378. err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
  3379. IRQF_SHARED, DRV_NAME, priv);
  3380. if (err) {
  3381. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  3382. goto out_disable_msi;
  3383. }
  3384. err = sysfs_create_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3385. if (err) {
  3386. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  3387. goto out_release_irq;
  3388. }
  3389. iwl_set_rxon_channel(priv,
  3390. &priv->bands[IEEE80211_BAND_2GHZ].channels[5]);
  3391. iwl3945_setup_deferred_work(priv);
  3392. iwl3945_setup_rx_handlers(priv);
  3393. iwl_power_initialize(priv);
  3394. /*********************************
  3395. * 8. Setup and Register mac80211
  3396. * *******************************/
  3397. iwl_enable_interrupts(priv);
  3398. err = iwl3945_setup_mac(priv);
  3399. if (err)
  3400. goto out_remove_sysfs;
  3401. err = iwl_dbgfs_register(priv, DRV_NAME);
  3402. if (err)
  3403. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  3404. /* Start monitoring the killswitch */
  3405. queue_delayed_work(priv->workqueue, &priv->_3945.rfkill_poll,
  3406. 2 * HZ);
  3407. return 0;
  3408. out_remove_sysfs:
  3409. destroy_workqueue(priv->workqueue);
  3410. priv->workqueue = NULL;
  3411. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3412. out_release_irq:
  3413. free_irq(priv->pci_dev->irq, priv);
  3414. out_disable_msi:
  3415. pci_disable_msi(priv->pci_dev);
  3416. iwlcore_free_geos(priv);
  3417. iwl_free_channel_map(priv);
  3418. out_unset_hw_params:
  3419. iwl3945_unset_hw_params(priv);
  3420. out_eeprom_free:
  3421. iwl_eeprom_free(priv);
  3422. out_iounmap:
  3423. pci_iounmap(pdev, priv->hw_base);
  3424. out_pci_release_regions:
  3425. pci_release_regions(pdev);
  3426. out_pci_disable_device:
  3427. pci_set_drvdata(pdev, NULL);
  3428. pci_disable_device(pdev);
  3429. out_ieee80211_free_hw:
  3430. iwl_free_traffic_mem(priv);
  3431. ieee80211_free_hw(priv->hw);
  3432. out:
  3433. return err;
  3434. }
  3435. static void __devexit iwl3945_pci_remove(struct pci_dev *pdev)
  3436. {
  3437. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3438. unsigned long flags;
  3439. if (!priv)
  3440. return;
  3441. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3442. iwl_dbgfs_unregister(priv);
  3443. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3444. if (priv->mac80211_registered) {
  3445. ieee80211_unregister_hw(priv->hw);
  3446. priv->mac80211_registered = 0;
  3447. } else {
  3448. iwl3945_down(priv);
  3449. }
  3450. /*
  3451. * Make sure device is reset to low power before unloading driver.
  3452. * This may be redundant with iwl_down(), but there are paths to
  3453. * run iwl_down() without calling apm_ops.stop(), and there are
  3454. * paths to avoid running iwl_down() at all before leaving driver.
  3455. * This (inexpensive) call *makes sure* device is reset.
  3456. */
  3457. priv->cfg->ops->lib->apm_ops.stop(priv);
  3458. /* make sure we flush any pending irq or
  3459. * tasklet for the driver
  3460. */
  3461. spin_lock_irqsave(&priv->lock, flags);
  3462. iwl_disable_interrupts(priv);
  3463. spin_unlock_irqrestore(&priv->lock, flags);
  3464. iwl_synchronize_irq(priv);
  3465. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3466. cancel_delayed_work_sync(&priv->_3945.rfkill_poll);
  3467. iwl3945_dealloc_ucode_pci(priv);
  3468. if (priv->rxq.bd)
  3469. iwl3945_rx_queue_free(priv, &priv->rxq);
  3470. iwl3945_hw_txq_ctx_free(priv);
  3471. iwl3945_unset_hw_params(priv);
  3472. iwl_clear_stations_table(priv);
  3473. /*netif_stop_queue(dev); */
  3474. flush_workqueue(priv->workqueue);
  3475. /* ieee80211_unregister_hw calls iwl3945_mac_stop, which flushes
  3476. * priv->workqueue... so we can't take down the workqueue
  3477. * until now... */
  3478. destroy_workqueue(priv->workqueue);
  3479. priv->workqueue = NULL;
  3480. iwl_free_traffic_mem(priv);
  3481. free_irq(pdev->irq, priv);
  3482. pci_disable_msi(pdev);
  3483. pci_iounmap(pdev, priv->hw_base);
  3484. pci_release_regions(pdev);
  3485. pci_disable_device(pdev);
  3486. pci_set_drvdata(pdev, NULL);
  3487. iwl_free_channel_map(priv);
  3488. iwlcore_free_geos(priv);
  3489. kfree(priv->scan);
  3490. if (priv->ibss_beacon)
  3491. dev_kfree_skb(priv->ibss_beacon);
  3492. ieee80211_free_hw(priv->hw);
  3493. }
  3494. /*****************************************************************************
  3495. *
  3496. * driver and module entry point
  3497. *
  3498. *****************************************************************************/
  3499. static struct pci_driver iwl3945_driver = {
  3500. .name = DRV_NAME,
  3501. .id_table = iwl3945_hw_card_ids,
  3502. .probe = iwl3945_pci_probe,
  3503. .remove = __devexit_p(iwl3945_pci_remove),
  3504. #ifdef CONFIG_PM
  3505. .suspend = iwl_pci_suspend,
  3506. .resume = iwl_pci_resume,
  3507. #endif
  3508. };
  3509. static int __init iwl3945_init(void)
  3510. {
  3511. int ret;
  3512. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3513. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3514. ret = iwl3945_rate_control_register();
  3515. if (ret) {
  3516. printk(KERN_ERR DRV_NAME
  3517. "Unable to register rate control algorithm: %d\n", ret);
  3518. return ret;
  3519. }
  3520. ret = pci_register_driver(&iwl3945_driver);
  3521. if (ret) {
  3522. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3523. goto error_register;
  3524. }
  3525. return ret;
  3526. error_register:
  3527. iwl3945_rate_control_unregister();
  3528. return ret;
  3529. }
  3530. static void __exit iwl3945_exit(void)
  3531. {
  3532. pci_unregister_driver(&iwl3945_driver);
  3533. iwl3945_rate_control_unregister();
  3534. }
  3535. MODULE_FIRMWARE(IWL3945_MODULE_FIRMWARE(IWL3945_UCODE_API_MAX));
  3536. module_param_named(antenna, iwl3945_mod_params.antenna, int, S_IRUGO);
  3537. MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
  3538. module_param_named(swcrypto, iwl3945_mod_params.sw_crypto, int, S_IRUGO);
  3539. MODULE_PARM_DESC(swcrypto,
  3540. "using software crypto (default 1 [software])\n");
  3541. #ifdef CONFIG_IWLWIFI_DEBUG
  3542. module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
  3543. MODULE_PARM_DESC(debug, "debug output mask");
  3544. #endif
  3545. module_param_named(disable_hw_scan, iwl3945_mod_params.disable_hw_scan,
  3546. int, S_IRUGO);
  3547. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
  3548. module_param_named(fw_restart3945, iwl3945_mod_params.restart_fw, int, S_IRUGO);
  3549. MODULE_PARM_DESC(fw_restart3945, "restart firmware in case of error");
  3550. module_exit(iwl3945_exit);
  3551. module_init(iwl3945_init);