pxa.c 20 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869
  1. /*
  2. * linux/drivers/serial/pxa.c
  3. *
  4. * Based on drivers/serial/8250.c by Russell King.
  5. *
  6. * Author: Nicolas Pitre
  7. * Created: Feb 20, 2003
  8. * Copyright: (C) 2003 Monta Vista Software, Inc.
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License as published by
  12. * the Free Software Foundation; either version 2 of the License, or
  13. * (at your option) any later version.
  14. *
  15. * Note 1: This driver is made separate from the already too overloaded
  16. * 8250.c because it needs some kirks of its own and that'll make it
  17. * easier to add DMA support.
  18. *
  19. * Note 2: I'm too sick of device allocation policies for serial ports.
  20. * If someone else wants to request an "official" allocation of major/minor
  21. * for this driver please be my guest. And don't forget that new hardware
  22. * to come from Intel might have more than 3 or 4 of those UARTs. Let's
  23. * hope for a better port registration and dynamic device allocation scheme
  24. * with the serial core maintainer satisfaction to appear soon.
  25. */
  26. #include <linux/config.h>
  27. #if defined(CONFIG_SERIAL_PXA_CONSOLE) && defined(CONFIG_MAGIC_SYSRQ)
  28. #define SUPPORT_SYSRQ
  29. #endif
  30. #include <linux/module.h>
  31. #include <linux/ioport.h>
  32. #include <linux/init.h>
  33. #include <linux/console.h>
  34. #include <linux/sysrq.h>
  35. #include <linux/serial_reg.h>
  36. #include <linux/circ_buf.h>
  37. #include <linux/delay.h>
  38. #include <linux/interrupt.h>
  39. #include <linux/device.h>
  40. #include <linux/tty.h>
  41. #include <linux/tty_flip.h>
  42. #include <linux/serial_core.h>
  43. #include <asm/io.h>
  44. #include <asm/hardware.h>
  45. #include <asm/irq.h>
  46. #include <asm/arch/pxa-regs.h>
  47. struct uart_pxa_port {
  48. struct uart_port port;
  49. unsigned char ier;
  50. unsigned char lcr;
  51. unsigned char mcr;
  52. unsigned int lsr_break_flag;
  53. unsigned int cken;
  54. char *name;
  55. };
  56. static inline unsigned int serial_in(struct uart_pxa_port *up, int offset)
  57. {
  58. offset <<= 2;
  59. return readl(up->port.membase + offset);
  60. }
  61. static inline void serial_out(struct uart_pxa_port *up, int offset, int value)
  62. {
  63. offset <<= 2;
  64. writel(value, up->port.membase + offset);
  65. }
  66. static void serial_pxa_enable_ms(struct uart_port *port)
  67. {
  68. struct uart_pxa_port *up = (struct uart_pxa_port *)port;
  69. up->ier |= UART_IER_MSI;
  70. serial_out(up, UART_IER, up->ier);
  71. }
  72. static void serial_pxa_stop_tx(struct uart_port *port, unsigned int tty_stop)
  73. {
  74. struct uart_pxa_port *up = (struct uart_pxa_port *)port;
  75. if (up->ier & UART_IER_THRI) {
  76. up->ier &= ~UART_IER_THRI;
  77. serial_out(up, UART_IER, up->ier);
  78. }
  79. }
  80. static void serial_pxa_stop_rx(struct uart_port *port)
  81. {
  82. struct uart_pxa_port *up = (struct uart_pxa_port *)port;
  83. up->ier &= ~UART_IER_RLSI;
  84. up->port.read_status_mask &= ~UART_LSR_DR;
  85. serial_out(up, UART_IER, up->ier);
  86. }
  87. static inline void
  88. receive_chars(struct uart_pxa_port *up, int *status, struct pt_regs *regs)
  89. {
  90. struct tty_struct *tty = up->port.info->tty;
  91. unsigned int ch, flag;
  92. int max_count = 256;
  93. do {
  94. if (unlikely(tty->flip.count >= TTY_FLIPBUF_SIZE)) {
  95. if (tty->low_latency)
  96. tty_flip_buffer_push(tty);
  97. /*
  98. * If this failed then we will throw away the
  99. * bytes but must do so to clear interrupts
  100. */
  101. }
  102. ch = serial_in(up, UART_RX);
  103. flag = TTY_NORMAL;
  104. up->port.icount.rx++;
  105. if (unlikely(*status & (UART_LSR_BI | UART_LSR_PE |
  106. UART_LSR_FE | UART_LSR_OE))) {
  107. /*
  108. * For statistics only
  109. */
  110. if (*status & UART_LSR_BI) {
  111. *status &= ~(UART_LSR_FE | UART_LSR_PE);
  112. up->port.icount.brk++;
  113. /*
  114. * We do the SysRQ and SAK checking
  115. * here because otherwise the break
  116. * may get masked by ignore_status_mask
  117. * or read_status_mask.
  118. */
  119. if (uart_handle_break(&up->port))
  120. goto ignore_char;
  121. } else if (*status & UART_LSR_PE)
  122. up->port.icount.parity++;
  123. else if (*status & UART_LSR_FE)
  124. up->port.icount.frame++;
  125. if (*status & UART_LSR_OE)
  126. up->port.icount.overrun++;
  127. /*
  128. * Mask off conditions which should be ignored.
  129. */
  130. *status &= up->port.read_status_mask;
  131. #ifdef CONFIG_SERIAL_PXA_CONSOLE
  132. if (up->port.line == up->port.cons->index) {
  133. /* Recover the break flag from console xmit */
  134. *status |= up->lsr_break_flag;
  135. up->lsr_break_flag = 0;
  136. }
  137. #endif
  138. if (*status & UART_LSR_BI) {
  139. flag = TTY_BREAK;
  140. } else if (*status & UART_LSR_PE)
  141. flag = TTY_PARITY;
  142. else if (*status & UART_LSR_FE)
  143. flag = TTY_FRAME;
  144. }
  145. if (uart_handle_sysrq_char(&up->port, ch, regs))
  146. goto ignore_char;
  147. uart_insert_char(&up->port, *status, UART_LSR_OE, ch, flag);
  148. ignore_char:
  149. *status = serial_in(up, UART_LSR);
  150. } while ((*status & UART_LSR_DR) && (max_count-- > 0));
  151. tty_flip_buffer_push(tty);
  152. }
  153. static void transmit_chars(struct uart_pxa_port *up)
  154. {
  155. struct circ_buf *xmit = &up->port.info->xmit;
  156. int count;
  157. if (up->port.x_char) {
  158. serial_out(up, UART_TX, up->port.x_char);
  159. up->port.icount.tx++;
  160. up->port.x_char = 0;
  161. return;
  162. }
  163. if (uart_circ_empty(xmit) || uart_tx_stopped(&up->port)) {
  164. serial_pxa_stop_tx(&up->port, 0);
  165. return;
  166. }
  167. count = up->port.fifosize / 2;
  168. do {
  169. serial_out(up, UART_TX, xmit->buf[xmit->tail]);
  170. xmit->tail = (xmit->tail + 1) & (UART_XMIT_SIZE - 1);
  171. up->port.icount.tx++;
  172. if (uart_circ_empty(xmit))
  173. break;
  174. } while (--count > 0);
  175. if (uart_circ_chars_pending(xmit) < WAKEUP_CHARS)
  176. uart_write_wakeup(&up->port);
  177. if (uart_circ_empty(xmit))
  178. serial_pxa_stop_tx(&up->port, 0);
  179. }
  180. static void serial_pxa_start_tx(struct uart_port *port, unsigned int tty_start)
  181. {
  182. struct uart_pxa_port *up = (struct uart_pxa_port *)port;
  183. if (!(up->ier & UART_IER_THRI)) {
  184. up->ier |= UART_IER_THRI;
  185. serial_out(up, UART_IER, up->ier);
  186. }
  187. }
  188. static inline void check_modem_status(struct uart_pxa_port *up)
  189. {
  190. int status;
  191. status = serial_in(up, UART_MSR);
  192. if ((status & UART_MSR_ANY_DELTA) == 0)
  193. return;
  194. if (status & UART_MSR_TERI)
  195. up->port.icount.rng++;
  196. if (status & UART_MSR_DDSR)
  197. up->port.icount.dsr++;
  198. if (status & UART_MSR_DDCD)
  199. uart_handle_dcd_change(&up->port, status & UART_MSR_DCD);
  200. if (status & UART_MSR_DCTS)
  201. uart_handle_cts_change(&up->port, status & UART_MSR_CTS);
  202. wake_up_interruptible(&up->port.info->delta_msr_wait);
  203. }
  204. /*
  205. * This handles the interrupt from one port.
  206. */
  207. static inline irqreturn_t
  208. serial_pxa_irq(int irq, void *dev_id, struct pt_regs *regs)
  209. {
  210. struct uart_pxa_port *up = (struct uart_pxa_port *)dev_id;
  211. unsigned int iir, lsr;
  212. iir = serial_in(up, UART_IIR);
  213. if (iir & UART_IIR_NO_INT)
  214. return IRQ_NONE;
  215. lsr = serial_in(up, UART_LSR);
  216. if (lsr & UART_LSR_DR)
  217. receive_chars(up, &lsr, regs);
  218. check_modem_status(up);
  219. if (lsr & UART_LSR_THRE)
  220. transmit_chars(up);
  221. return IRQ_HANDLED;
  222. }
  223. static unsigned int serial_pxa_tx_empty(struct uart_port *port)
  224. {
  225. struct uart_pxa_port *up = (struct uart_pxa_port *)port;
  226. unsigned long flags;
  227. unsigned int ret;
  228. spin_lock_irqsave(&up->port.lock, flags);
  229. ret = serial_in(up, UART_LSR) & UART_LSR_TEMT ? TIOCSER_TEMT : 0;
  230. spin_unlock_irqrestore(&up->port.lock, flags);
  231. return ret;
  232. }
  233. static unsigned int serial_pxa_get_mctrl(struct uart_port *port)
  234. {
  235. struct uart_pxa_port *up = (struct uart_pxa_port *)port;
  236. unsigned long flags;
  237. unsigned char status;
  238. unsigned int ret;
  239. return TIOCM_CTS | TIOCM_DSR | TIOCM_CAR;
  240. spin_lock_irqsave(&up->port.lock, flags);
  241. status = serial_in(up, UART_MSR);
  242. spin_unlock_irqrestore(&up->port.lock, flags);
  243. ret = 0;
  244. if (status & UART_MSR_DCD)
  245. ret |= TIOCM_CAR;
  246. if (status & UART_MSR_RI)
  247. ret |= TIOCM_RNG;
  248. if (status & UART_MSR_DSR)
  249. ret |= TIOCM_DSR;
  250. if (status & UART_MSR_CTS)
  251. ret |= TIOCM_CTS;
  252. return ret;
  253. }
  254. static void serial_pxa_set_mctrl(struct uart_port *port, unsigned int mctrl)
  255. {
  256. struct uart_pxa_port *up = (struct uart_pxa_port *)port;
  257. unsigned char mcr = 0;
  258. if (mctrl & TIOCM_RTS)
  259. mcr |= UART_MCR_RTS;
  260. if (mctrl & TIOCM_DTR)
  261. mcr |= UART_MCR_DTR;
  262. if (mctrl & TIOCM_OUT1)
  263. mcr |= UART_MCR_OUT1;
  264. if (mctrl & TIOCM_OUT2)
  265. mcr |= UART_MCR_OUT2;
  266. if (mctrl & TIOCM_LOOP)
  267. mcr |= UART_MCR_LOOP;
  268. mcr |= up->mcr;
  269. serial_out(up, UART_MCR, mcr);
  270. }
  271. static void serial_pxa_break_ctl(struct uart_port *port, int break_state)
  272. {
  273. struct uart_pxa_port *up = (struct uart_pxa_port *)port;
  274. unsigned long flags;
  275. spin_lock_irqsave(&up->port.lock, flags);
  276. if (break_state == -1)
  277. up->lcr |= UART_LCR_SBC;
  278. else
  279. up->lcr &= ~UART_LCR_SBC;
  280. serial_out(up, UART_LCR, up->lcr);
  281. spin_unlock_irqrestore(&up->port.lock, flags);
  282. }
  283. #if 0
  284. static void serial_pxa_dma_init(struct pxa_uart *up)
  285. {
  286. up->rxdma =
  287. pxa_request_dma(up->name, DMA_PRIO_LOW, pxa_receive_dma, up);
  288. if (up->rxdma < 0)
  289. goto out;
  290. up->txdma =
  291. pxa_request_dma(up->name, DMA_PRIO_LOW, pxa_transmit_dma, up);
  292. if (up->txdma < 0)
  293. goto err_txdma;
  294. up->dmadesc = kmalloc(4 * sizeof(pxa_dma_desc), GFP_KERNEL);
  295. if (!up->dmadesc)
  296. goto err_alloc;
  297. /* ... */
  298. err_alloc:
  299. pxa_free_dma(up->txdma);
  300. err_rxdma:
  301. pxa_free_dma(up->rxdma);
  302. out:
  303. return;
  304. }
  305. #endif
  306. static int serial_pxa_startup(struct uart_port *port)
  307. {
  308. struct uart_pxa_port *up = (struct uart_pxa_port *)port;
  309. unsigned long flags;
  310. int retval;
  311. up->mcr = 0;
  312. /*
  313. * Allocate the IRQ
  314. */
  315. retval = request_irq(up->port.irq, serial_pxa_irq, 0, up->name, up);
  316. if (retval)
  317. return retval;
  318. /*
  319. * Clear the FIFO buffers and disable them.
  320. * (they will be reenabled in set_termios())
  321. */
  322. serial_out(up, UART_FCR, UART_FCR_ENABLE_FIFO);
  323. serial_out(up, UART_FCR, UART_FCR_ENABLE_FIFO |
  324. UART_FCR_CLEAR_RCVR | UART_FCR_CLEAR_XMIT);
  325. serial_out(up, UART_FCR, 0);
  326. /*
  327. * Clear the interrupt registers.
  328. */
  329. (void) serial_in(up, UART_LSR);
  330. (void) serial_in(up, UART_RX);
  331. (void) serial_in(up, UART_IIR);
  332. (void) serial_in(up, UART_MSR);
  333. /*
  334. * Now, initialize the UART
  335. */
  336. serial_out(up, UART_LCR, UART_LCR_WLEN8);
  337. spin_lock_irqsave(&up->port.lock, flags);
  338. up->port.mctrl |= TIOCM_OUT2;
  339. serial_pxa_set_mctrl(&up->port, up->port.mctrl);
  340. spin_unlock_irqrestore(&up->port.lock, flags);
  341. /*
  342. * Finally, enable interrupts. Note: Modem status interrupts
  343. * are set via set_termios(), which will be occuring imminently
  344. * anyway, so we don't enable them here.
  345. */
  346. up->ier = UART_IER_RLSI | UART_IER_RDI | UART_IER_RTOIE | UART_IER_UUE;
  347. serial_out(up, UART_IER, up->ier);
  348. /*
  349. * And clear the interrupt registers again for luck.
  350. */
  351. (void) serial_in(up, UART_LSR);
  352. (void) serial_in(up, UART_RX);
  353. (void) serial_in(up, UART_IIR);
  354. (void) serial_in(up, UART_MSR);
  355. return 0;
  356. }
  357. static void serial_pxa_shutdown(struct uart_port *port)
  358. {
  359. struct uart_pxa_port *up = (struct uart_pxa_port *)port;
  360. unsigned long flags;
  361. free_irq(up->port.irq, up);
  362. /*
  363. * Disable interrupts from this port
  364. */
  365. up->ier = 0;
  366. serial_out(up, UART_IER, 0);
  367. spin_lock_irqsave(&up->port.lock, flags);
  368. up->port.mctrl &= ~TIOCM_OUT2;
  369. serial_pxa_set_mctrl(&up->port, up->port.mctrl);
  370. spin_unlock_irqrestore(&up->port.lock, flags);
  371. /*
  372. * Disable break condition and FIFOs
  373. */
  374. serial_out(up, UART_LCR, serial_in(up, UART_LCR) & ~UART_LCR_SBC);
  375. serial_out(up, UART_FCR, UART_FCR_ENABLE_FIFO |
  376. UART_FCR_CLEAR_RCVR |
  377. UART_FCR_CLEAR_XMIT);
  378. serial_out(up, UART_FCR, 0);
  379. }
  380. static void
  381. serial_pxa_set_termios(struct uart_port *port, struct termios *termios,
  382. struct termios *old)
  383. {
  384. struct uart_pxa_port *up = (struct uart_pxa_port *)port;
  385. unsigned char cval, fcr = 0;
  386. unsigned long flags;
  387. unsigned int baud, quot;
  388. switch (termios->c_cflag & CSIZE) {
  389. case CS5:
  390. cval = 0x00;
  391. break;
  392. case CS6:
  393. cval = 0x01;
  394. break;
  395. case CS7:
  396. cval = 0x02;
  397. break;
  398. default:
  399. case CS8:
  400. cval = 0x03;
  401. break;
  402. }
  403. if (termios->c_cflag & CSTOPB)
  404. cval |= 0x04;
  405. if (termios->c_cflag & PARENB)
  406. cval |= UART_LCR_PARITY;
  407. if (!(termios->c_cflag & PARODD))
  408. cval |= UART_LCR_EPAR;
  409. /*
  410. * Ask the core to calculate the divisor for us.
  411. */
  412. baud = uart_get_baud_rate(port, termios, old, 0, port->uartclk/16);
  413. quot = uart_get_divisor(port, baud);
  414. if ((up->port.uartclk / quot) < (2400 * 16))
  415. fcr = UART_FCR_ENABLE_FIFO | UART_FCR_PXAR1;
  416. else
  417. fcr = UART_FCR_ENABLE_FIFO | UART_FCR_PXAR8;
  418. /*
  419. * Ok, we're now changing the port state. Do it with
  420. * interrupts disabled.
  421. */
  422. spin_lock_irqsave(&up->port.lock, flags);
  423. /*
  424. * Ensure the port will be enabled.
  425. * This is required especially for serial console.
  426. */
  427. up->ier |= IER_UUE;
  428. /*
  429. * Update the per-port timeout.
  430. */
  431. uart_update_timeout(port, termios->c_cflag, quot);
  432. up->port.read_status_mask = UART_LSR_OE | UART_LSR_THRE | UART_LSR_DR;
  433. if (termios->c_iflag & INPCK)
  434. up->port.read_status_mask |= UART_LSR_FE | UART_LSR_PE;
  435. if (termios->c_iflag & (BRKINT | PARMRK))
  436. up->port.read_status_mask |= UART_LSR_BI;
  437. /*
  438. * Characters to ignore
  439. */
  440. up->port.ignore_status_mask = 0;
  441. if (termios->c_iflag & IGNPAR)
  442. up->port.ignore_status_mask |= UART_LSR_PE | UART_LSR_FE;
  443. if (termios->c_iflag & IGNBRK) {
  444. up->port.ignore_status_mask |= UART_LSR_BI;
  445. /*
  446. * If we're ignoring parity and break indicators,
  447. * ignore overruns too (for real raw support).
  448. */
  449. if (termios->c_iflag & IGNPAR)
  450. up->port.ignore_status_mask |= UART_LSR_OE;
  451. }
  452. /*
  453. * ignore all characters if CREAD is not set
  454. */
  455. if ((termios->c_cflag & CREAD) == 0)
  456. up->port.ignore_status_mask |= UART_LSR_DR;
  457. /*
  458. * CTS flow control flag and modem status interrupts
  459. */
  460. up->ier &= ~UART_IER_MSI;
  461. if (UART_ENABLE_MS(&up->port, termios->c_cflag))
  462. up->ier |= UART_IER_MSI;
  463. serial_out(up, UART_IER, up->ier);
  464. serial_out(up, UART_LCR, cval | UART_LCR_DLAB);/* set DLAB */
  465. serial_out(up, UART_DLL, quot & 0xff); /* LS of divisor */
  466. serial_out(up, UART_DLM, quot >> 8); /* MS of divisor */
  467. serial_out(up, UART_LCR, cval); /* reset DLAB */
  468. up->lcr = cval; /* Save LCR */
  469. serial_pxa_set_mctrl(&up->port, up->port.mctrl);
  470. serial_out(up, UART_FCR, fcr);
  471. spin_unlock_irqrestore(&up->port.lock, flags);
  472. }
  473. static void
  474. serial_pxa_pm(struct uart_port *port, unsigned int state,
  475. unsigned int oldstate)
  476. {
  477. struct uart_pxa_port *up = (struct uart_pxa_port *)port;
  478. pxa_set_cken(up->cken, !state);
  479. if (!state)
  480. udelay(1);
  481. }
  482. static void serial_pxa_release_port(struct uart_port *port)
  483. {
  484. }
  485. static int serial_pxa_request_port(struct uart_port *port)
  486. {
  487. return 0;
  488. }
  489. static void serial_pxa_config_port(struct uart_port *port, int flags)
  490. {
  491. struct uart_pxa_port *up = (struct uart_pxa_port *)port;
  492. up->port.type = PORT_PXA;
  493. }
  494. static int
  495. serial_pxa_verify_port(struct uart_port *port, struct serial_struct *ser)
  496. {
  497. /* we don't want the core code to modify any port params */
  498. return -EINVAL;
  499. }
  500. static const char *
  501. serial_pxa_type(struct uart_port *port)
  502. {
  503. struct uart_pxa_port *up = (struct uart_pxa_port *)port;
  504. return up->name;
  505. }
  506. #ifdef CONFIG_SERIAL_PXA_CONSOLE
  507. extern struct uart_pxa_port serial_pxa_ports[];
  508. extern struct uart_driver serial_pxa_reg;
  509. #define BOTH_EMPTY (UART_LSR_TEMT | UART_LSR_THRE)
  510. /*
  511. * Wait for transmitter & holding register to empty
  512. */
  513. static inline void wait_for_xmitr(struct uart_pxa_port *up)
  514. {
  515. unsigned int status, tmout = 10000;
  516. /* Wait up to 10ms for the character(s) to be sent. */
  517. do {
  518. status = serial_in(up, UART_LSR);
  519. if (status & UART_LSR_BI)
  520. up->lsr_break_flag = UART_LSR_BI;
  521. if (--tmout == 0)
  522. break;
  523. udelay(1);
  524. } while ((status & BOTH_EMPTY) != BOTH_EMPTY);
  525. /* Wait up to 1s for flow control if necessary */
  526. if (up->port.flags & UPF_CONS_FLOW) {
  527. tmout = 1000000;
  528. while (--tmout &&
  529. ((serial_in(up, UART_MSR) & UART_MSR_CTS) == 0))
  530. udelay(1);
  531. }
  532. }
  533. /*
  534. * Print a string to the serial port trying not to disturb
  535. * any possible real use of the port...
  536. *
  537. * The console_lock must be held when we get here.
  538. */
  539. static void
  540. serial_pxa_console_write(struct console *co, const char *s, unsigned int count)
  541. {
  542. struct uart_pxa_port *up = &serial_pxa_ports[co->index];
  543. unsigned int ier;
  544. int i;
  545. /*
  546. * First save the UER then disable the interrupts
  547. */
  548. ier = serial_in(up, UART_IER);
  549. serial_out(up, UART_IER, UART_IER_UUE);
  550. /*
  551. * Now, do each character
  552. */
  553. for (i = 0; i < count; i++, s++) {
  554. wait_for_xmitr(up);
  555. /*
  556. * Send the character out.
  557. * If a LF, also do CR...
  558. */
  559. serial_out(up, UART_TX, *s);
  560. if (*s == 10) {
  561. wait_for_xmitr(up);
  562. serial_out(up, UART_TX, 13);
  563. }
  564. }
  565. /*
  566. * Finally, wait for transmitter to become empty
  567. * and restore the IER
  568. */
  569. wait_for_xmitr(up);
  570. serial_out(up, UART_IER, ier);
  571. }
  572. static int __init
  573. serial_pxa_console_setup(struct console *co, char *options)
  574. {
  575. struct uart_pxa_port *up;
  576. int baud = 9600;
  577. int bits = 8;
  578. int parity = 'n';
  579. int flow = 'n';
  580. if (co->index == -1 || co->index >= serial_pxa_reg.nr)
  581. co->index = 0;
  582. up = &serial_pxa_ports[co->index];
  583. if (options)
  584. uart_parse_options(options, &baud, &parity, &bits, &flow);
  585. return uart_set_options(&up->port, co, baud, parity, bits, flow);
  586. }
  587. static struct console serial_pxa_console = {
  588. .name = "ttyS",
  589. .write = serial_pxa_console_write,
  590. .device = uart_console_device,
  591. .setup = serial_pxa_console_setup,
  592. .flags = CON_PRINTBUFFER,
  593. .index = -1,
  594. .data = &serial_pxa_reg,
  595. };
  596. static int __init
  597. serial_pxa_console_init(void)
  598. {
  599. register_console(&serial_pxa_console);
  600. return 0;
  601. }
  602. console_initcall(serial_pxa_console_init);
  603. #define PXA_CONSOLE &serial_pxa_console
  604. #else
  605. #define PXA_CONSOLE NULL
  606. #endif
  607. struct uart_ops serial_pxa_pops = {
  608. .tx_empty = serial_pxa_tx_empty,
  609. .set_mctrl = serial_pxa_set_mctrl,
  610. .get_mctrl = serial_pxa_get_mctrl,
  611. .stop_tx = serial_pxa_stop_tx,
  612. .start_tx = serial_pxa_start_tx,
  613. .stop_rx = serial_pxa_stop_rx,
  614. .enable_ms = serial_pxa_enable_ms,
  615. .break_ctl = serial_pxa_break_ctl,
  616. .startup = serial_pxa_startup,
  617. .shutdown = serial_pxa_shutdown,
  618. .set_termios = serial_pxa_set_termios,
  619. .pm = serial_pxa_pm,
  620. .type = serial_pxa_type,
  621. .release_port = serial_pxa_release_port,
  622. .request_port = serial_pxa_request_port,
  623. .config_port = serial_pxa_config_port,
  624. .verify_port = serial_pxa_verify_port,
  625. };
  626. static struct uart_pxa_port serial_pxa_ports[] = {
  627. { /* FFUART */
  628. .name = "FFUART",
  629. .cken = CKEN6_FFUART,
  630. .port = {
  631. .type = PORT_PXA,
  632. .iotype = UPIO_MEM,
  633. .membase = (void *)&FFUART,
  634. .mapbase = __PREG(FFUART),
  635. .irq = IRQ_FFUART,
  636. .uartclk = 921600 * 16,
  637. .fifosize = 64,
  638. .ops = &serial_pxa_pops,
  639. .line = 0,
  640. },
  641. }, { /* BTUART */
  642. .name = "BTUART",
  643. .cken = CKEN7_BTUART,
  644. .port = {
  645. .type = PORT_PXA,
  646. .iotype = UPIO_MEM,
  647. .membase = (void *)&BTUART,
  648. .mapbase = __PREG(BTUART),
  649. .irq = IRQ_BTUART,
  650. .uartclk = 921600 * 16,
  651. .fifosize = 64,
  652. .ops = &serial_pxa_pops,
  653. .line = 1,
  654. },
  655. }, { /* STUART */
  656. .name = "STUART",
  657. .cken = CKEN5_STUART,
  658. .port = {
  659. .type = PORT_PXA,
  660. .iotype = UPIO_MEM,
  661. .membase = (void *)&STUART,
  662. .mapbase = __PREG(STUART),
  663. .irq = IRQ_STUART,
  664. .uartclk = 921600 * 16,
  665. .fifosize = 64,
  666. .ops = &serial_pxa_pops,
  667. .line = 2,
  668. },
  669. }
  670. };
  671. static struct uart_driver serial_pxa_reg = {
  672. .owner = THIS_MODULE,
  673. .driver_name = "PXA serial",
  674. .devfs_name = "tts/",
  675. .dev_name = "ttyS",
  676. .major = TTY_MAJOR,
  677. .minor = 64,
  678. .nr = ARRAY_SIZE(serial_pxa_ports),
  679. .cons = PXA_CONSOLE,
  680. };
  681. static int serial_pxa_suspend(struct device *_dev, pm_message_t state, u32 level)
  682. {
  683. struct uart_pxa_port *sport = dev_get_drvdata(_dev);
  684. if (sport && level == SUSPEND_DISABLE)
  685. uart_suspend_port(&serial_pxa_reg, &sport->port);
  686. return 0;
  687. }
  688. static int serial_pxa_resume(struct device *_dev, u32 level)
  689. {
  690. struct uart_pxa_port *sport = dev_get_drvdata(_dev);
  691. if (sport && level == RESUME_ENABLE)
  692. uart_resume_port(&serial_pxa_reg, &sport->port);
  693. return 0;
  694. }
  695. static int serial_pxa_probe(struct device *_dev)
  696. {
  697. struct platform_device *dev = to_platform_device(_dev);
  698. serial_pxa_ports[dev->id].port.dev = _dev;
  699. uart_add_one_port(&serial_pxa_reg, &serial_pxa_ports[dev->id].port);
  700. dev_set_drvdata(_dev, &serial_pxa_ports[dev->id]);
  701. return 0;
  702. }
  703. static int serial_pxa_remove(struct device *_dev)
  704. {
  705. struct uart_pxa_port *sport = dev_get_drvdata(_dev);
  706. dev_set_drvdata(_dev, NULL);
  707. if (sport)
  708. uart_remove_one_port(&serial_pxa_reg, &sport->port);
  709. return 0;
  710. }
  711. static struct device_driver serial_pxa_driver = {
  712. .name = "pxa2xx-uart",
  713. .bus = &platform_bus_type,
  714. .probe = serial_pxa_probe,
  715. .remove = serial_pxa_remove,
  716. .suspend = serial_pxa_suspend,
  717. .resume = serial_pxa_resume,
  718. };
  719. int __init serial_pxa_init(void)
  720. {
  721. int ret;
  722. ret = uart_register_driver(&serial_pxa_reg);
  723. if (ret != 0)
  724. return ret;
  725. ret = driver_register(&serial_pxa_driver);
  726. if (ret != 0)
  727. uart_unregister_driver(&serial_pxa_reg);
  728. return ret;
  729. }
  730. void __exit serial_pxa_exit(void)
  731. {
  732. driver_unregister(&serial_pxa_driver);
  733. uart_unregister_driver(&serial_pxa_reg);
  734. }
  735. module_init(serial_pxa_init);
  736. module_exit(serial_pxa_exit);
  737. MODULE_LICENSE("GPL");