atmel_usba_udc.c 50 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118
  1. /*
  2. * Driver for the Atmel USBA high speed USB device controller
  3. *
  4. * Copyright (C) 2005-2007 Atmel Corporation
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. */
  10. #include <linux/clk.h>
  11. #include <linux/module.h>
  12. #include <linux/init.h>
  13. #include <linux/interrupt.h>
  14. #include <linux/io.h>
  15. #include <linux/slab.h>
  16. #include <linux/device.h>
  17. #include <linux/dma-mapping.h>
  18. #include <linux/list.h>
  19. #include <linux/platform_device.h>
  20. #include <linux/usb/ch9.h>
  21. #include <linux/usb/gadget.h>
  22. #include <linux/usb/atmel_usba_udc.h>
  23. #include <linux/delay.h>
  24. #include <asm/gpio.h>
  25. #include <mach/board.h>
  26. #include "atmel_usba_udc.h"
  27. static struct usba_udc the_udc;
  28. static struct usba_ep *usba_ep;
  29. #ifdef CONFIG_USB_GADGET_DEBUG_FS
  30. #include <linux/debugfs.h>
  31. #include <linux/uaccess.h>
  32. static int queue_dbg_open(struct inode *inode, struct file *file)
  33. {
  34. struct usba_ep *ep = inode->i_private;
  35. struct usba_request *req, *req_copy;
  36. struct list_head *queue_data;
  37. queue_data = kmalloc(sizeof(*queue_data), GFP_KERNEL);
  38. if (!queue_data)
  39. return -ENOMEM;
  40. INIT_LIST_HEAD(queue_data);
  41. spin_lock_irq(&ep->udc->lock);
  42. list_for_each_entry(req, &ep->queue, queue) {
  43. req_copy = kmemdup(req, sizeof(*req_copy), GFP_ATOMIC);
  44. if (!req_copy)
  45. goto fail;
  46. list_add_tail(&req_copy->queue, queue_data);
  47. }
  48. spin_unlock_irq(&ep->udc->lock);
  49. file->private_data = queue_data;
  50. return 0;
  51. fail:
  52. spin_unlock_irq(&ep->udc->lock);
  53. list_for_each_entry_safe(req, req_copy, queue_data, queue) {
  54. list_del(&req->queue);
  55. kfree(req);
  56. }
  57. kfree(queue_data);
  58. return -ENOMEM;
  59. }
  60. /*
  61. * bbbbbbbb llllllll IZS sssss nnnn FDL\n\0
  62. *
  63. * b: buffer address
  64. * l: buffer length
  65. * I/i: interrupt/no interrupt
  66. * Z/z: zero/no zero
  67. * S/s: short ok/short not ok
  68. * s: status
  69. * n: nr_packets
  70. * F/f: submitted/not submitted to FIFO
  71. * D/d: using/not using DMA
  72. * L/l: last transaction/not last transaction
  73. */
  74. static ssize_t queue_dbg_read(struct file *file, char __user *buf,
  75. size_t nbytes, loff_t *ppos)
  76. {
  77. struct list_head *queue = file->private_data;
  78. struct usba_request *req, *tmp_req;
  79. size_t len, remaining, actual = 0;
  80. char tmpbuf[38];
  81. if (!access_ok(VERIFY_WRITE, buf, nbytes))
  82. return -EFAULT;
  83. mutex_lock(&file->f_dentry->d_inode->i_mutex);
  84. list_for_each_entry_safe(req, tmp_req, queue, queue) {
  85. len = snprintf(tmpbuf, sizeof(tmpbuf),
  86. "%8p %08x %c%c%c %5d %c%c%c\n",
  87. req->req.buf, req->req.length,
  88. req->req.no_interrupt ? 'i' : 'I',
  89. req->req.zero ? 'Z' : 'z',
  90. req->req.short_not_ok ? 's' : 'S',
  91. req->req.status,
  92. req->submitted ? 'F' : 'f',
  93. req->using_dma ? 'D' : 'd',
  94. req->last_transaction ? 'L' : 'l');
  95. len = min(len, sizeof(tmpbuf));
  96. if (len > nbytes)
  97. break;
  98. list_del(&req->queue);
  99. kfree(req);
  100. remaining = __copy_to_user(buf, tmpbuf, len);
  101. actual += len - remaining;
  102. if (remaining)
  103. break;
  104. nbytes -= len;
  105. buf += len;
  106. }
  107. mutex_unlock(&file->f_dentry->d_inode->i_mutex);
  108. return actual;
  109. }
  110. static int queue_dbg_release(struct inode *inode, struct file *file)
  111. {
  112. struct list_head *queue_data = file->private_data;
  113. struct usba_request *req, *tmp_req;
  114. list_for_each_entry_safe(req, tmp_req, queue_data, queue) {
  115. list_del(&req->queue);
  116. kfree(req);
  117. }
  118. kfree(queue_data);
  119. return 0;
  120. }
  121. static int regs_dbg_open(struct inode *inode, struct file *file)
  122. {
  123. struct usba_udc *udc;
  124. unsigned int i;
  125. u32 *data;
  126. int ret = -ENOMEM;
  127. mutex_lock(&inode->i_mutex);
  128. udc = inode->i_private;
  129. data = kmalloc(inode->i_size, GFP_KERNEL);
  130. if (!data)
  131. goto out;
  132. spin_lock_irq(&udc->lock);
  133. for (i = 0; i < inode->i_size / 4; i++)
  134. data[i] = __raw_readl(udc->regs + i * 4);
  135. spin_unlock_irq(&udc->lock);
  136. file->private_data = data;
  137. ret = 0;
  138. out:
  139. mutex_unlock(&inode->i_mutex);
  140. return ret;
  141. }
  142. static ssize_t regs_dbg_read(struct file *file, char __user *buf,
  143. size_t nbytes, loff_t *ppos)
  144. {
  145. struct inode *inode = file->f_dentry->d_inode;
  146. int ret;
  147. mutex_lock(&inode->i_mutex);
  148. ret = simple_read_from_buffer(buf, nbytes, ppos,
  149. file->private_data,
  150. file->f_dentry->d_inode->i_size);
  151. mutex_unlock(&inode->i_mutex);
  152. return ret;
  153. }
  154. static int regs_dbg_release(struct inode *inode, struct file *file)
  155. {
  156. kfree(file->private_data);
  157. return 0;
  158. }
  159. const struct file_operations queue_dbg_fops = {
  160. .owner = THIS_MODULE,
  161. .open = queue_dbg_open,
  162. .llseek = no_llseek,
  163. .read = queue_dbg_read,
  164. .release = queue_dbg_release,
  165. };
  166. const struct file_operations regs_dbg_fops = {
  167. .owner = THIS_MODULE,
  168. .open = regs_dbg_open,
  169. .llseek = generic_file_llseek,
  170. .read = regs_dbg_read,
  171. .release = regs_dbg_release,
  172. };
  173. static void usba_ep_init_debugfs(struct usba_udc *udc,
  174. struct usba_ep *ep)
  175. {
  176. struct dentry *ep_root;
  177. ep_root = debugfs_create_dir(ep->ep.name, udc->debugfs_root);
  178. if (!ep_root)
  179. goto err_root;
  180. ep->debugfs_dir = ep_root;
  181. ep->debugfs_queue = debugfs_create_file("queue", 0400, ep_root,
  182. ep, &queue_dbg_fops);
  183. if (!ep->debugfs_queue)
  184. goto err_queue;
  185. if (ep->can_dma) {
  186. ep->debugfs_dma_status
  187. = debugfs_create_u32("dma_status", 0400, ep_root,
  188. &ep->last_dma_status);
  189. if (!ep->debugfs_dma_status)
  190. goto err_dma_status;
  191. }
  192. if (ep_is_control(ep)) {
  193. ep->debugfs_state
  194. = debugfs_create_u32("state", 0400, ep_root,
  195. &ep->state);
  196. if (!ep->debugfs_state)
  197. goto err_state;
  198. }
  199. return;
  200. err_state:
  201. if (ep->can_dma)
  202. debugfs_remove(ep->debugfs_dma_status);
  203. err_dma_status:
  204. debugfs_remove(ep->debugfs_queue);
  205. err_queue:
  206. debugfs_remove(ep_root);
  207. err_root:
  208. dev_err(&ep->udc->pdev->dev,
  209. "failed to create debugfs directory for %s\n", ep->ep.name);
  210. }
  211. static void usba_ep_cleanup_debugfs(struct usba_ep *ep)
  212. {
  213. debugfs_remove(ep->debugfs_queue);
  214. debugfs_remove(ep->debugfs_dma_status);
  215. debugfs_remove(ep->debugfs_state);
  216. debugfs_remove(ep->debugfs_dir);
  217. ep->debugfs_dma_status = NULL;
  218. ep->debugfs_dir = NULL;
  219. }
  220. static void usba_init_debugfs(struct usba_udc *udc)
  221. {
  222. struct dentry *root, *regs;
  223. struct resource *regs_resource;
  224. root = debugfs_create_dir(udc->gadget.name, NULL);
  225. if (IS_ERR(root) || !root)
  226. goto err_root;
  227. udc->debugfs_root = root;
  228. regs = debugfs_create_file("regs", 0400, root, udc, &regs_dbg_fops);
  229. if (!regs)
  230. goto err_regs;
  231. regs_resource = platform_get_resource(udc->pdev, IORESOURCE_MEM,
  232. CTRL_IOMEM_ID);
  233. regs->d_inode->i_size = resource_size(regs_resource);
  234. udc->debugfs_regs = regs;
  235. usba_ep_init_debugfs(udc, to_usba_ep(udc->gadget.ep0));
  236. return;
  237. err_regs:
  238. debugfs_remove(root);
  239. err_root:
  240. udc->debugfs_root = NULL;
  241. dev_err(&udc->pdev->dev, "debugfs is not available\n");
  242. }
  243. static void usba_cleanup_debugfs(struct usba_udc *udc)
  244. {
  245. usba_ep_cleanup_debugfs(to_usba_ep(udc->gadget.ep0));
  246. debugfs_remove(udc->debugfs_regs);
  247. debugfs_remove(udc->debugfs_root);
  248. udc->debugfs_regs = NULL;
  249. udc->debugfs_root = NULL;
  250. }
  251. #else
  252. static inline void usba_ep_init_debugfs(struct usba_udc *udc,
  253. struct usba_ep *ep)
  254. {
  255. }
  256. static inline void usba_ep_cleanup_debugfs(struct usba_ep *ep)
  257. {
  258. }
  259. static inline void usba_init_debugfs(struct usba_udc *udc)
  260. {
  261. }
  262. static inline void usba_cleanup_debugfs(struct usba_udc *udc)
  263. {
  264. }
  265. #endif
  266. static int vbus_is_present(struct usba_udc *udc)
  267. {
  268. if (gpio_is_valid(udc->vbus_pin))
  269. return gpio_get_value(udc->vbus_pin) ^ udc->vbus_pin_inverted;
  270. /* No Vbus detection: Assume always present */
  271. return 1;
  272. }
  273. #if defined(CONFIG_ARCH_AT91SAM9RL)
  274. #include <mach/at91_pmc.h>
  275. static void toggle_bias(int is_on)
  276. {
  277. unsigned int uckr = at91_sys_read(AT91_CKGR_UCKR);
  278. if (is_on)
  279. at91_sys_write(AT91_CKGR_UCKR, uckr | AT91_PMC_BIASEN);
  280. else
  281. at91_sys_write(AT91_CKGR_UCKR, uckr & ~(AT91_PMC_BIASEN));
  282. }
  283. #else
  284. static void toggle_bias(int is_on)
  285. {
  286. }
  287. #endif /* CONFIG_ARCH_AT91SAM9RL */
  288. static void next_fifo_transaction(struct usba_ep *ep, struct usba_request *req)
  289. {
  290. unsigned int transaction_len;
  291. transaction_len = req->req.length - req->req.actual;
  292. req->last_transaction = 1;
  293. if (transaction_len > ep->ep.maxpacket) {
  294. transaction_len = ep->ep.maxpacket;
  295. req->last_transaction = 0;
  296. } else if (transaction_len == ep->ep.maxpacket && req->req.zero)
  297. req->last_transaction = 0;
  298. DBG(DBG_QUEUE, "%s: submit_transaction, req %p (length %d)%s\n",
  299. ep->ep.name, req, transaction_len,
  300. req->last_transaction ? ", done" : "");
  301. memcpy_toio(ep->fifo, req->req.buf + req->req.actual, transaction_len);
  302. usba_ep_writel(ep, SET_STA, USBA_TX_PK_RDY);
  303. req->req.actual += transaction_len;
  304. }
  305. static void submit_request(struct usba_ep *ep, struct usba_request *req)
  306. {
  307. DBG(DBG_QUEUE, "%s: submit_request: req %p (length %d)\n",
  308. ep->ep.name, req, req->req.length);
  309. req->req.actual = 0;
  310. req->submitted = 1;
  311. if (req->using_dma) {
  312. if (req->req.length == 0) {
  313. usba_ep_writel(ep, CTL_ENB, USBA_TX_PK_RDY);
  314. return;
  315. }
  316. if (req->req.zero)
  317. usba_ep_writel(ep, CTL_ENB, USBA_SHORT_PACKET);
  318. else
  319. usba_ep_writel(ep, CTL_DIS, USBA_SHORT_PACKET);
  320. usba_dma_writel(ep, ADDRESS, req->req.dma);
  321. usba_dma_writel(ep, CONTROL, req->ctrl);
  322. } else {
  323. next_fifo_transaction(ep, req);
  324. if (req->last_transaction) {
  325. usba_ep_writel(ep, CTL_DIS, USBA_TX_PK_RDY);
  326. usba_ep_writel(ep, CTL_ENB, USBA_TX_COMPLETE);
  327. } else {
  328. usba_ep_writel(ep, CTL_DIS, USBA_TX_COMPLETE);
  329. usba_ep_writel(ep, CTL_ENB, USBA_TX_PK_RDY);
  330. }
  331. }
  332. }
  333. static void submit_next_request(struct usba_ep *ep)
  334. {
  335. struct usba_request *req;
  336. if (list_empty(&ep->queue)) {
  337. usba_ep_writel(ep, CTL_DIS, USBA_TX_PK_RDY | USBA_RX_BK_RDY);
  338. return;
  339. }
  340. req = list_entry(ep->queue.next, struct usba_request, queue);
  341. if (!req->submitted)
  342. submit_request(ep, req);
  343. }
  344. static void send_status(struct usba_udc *udc, struct usba_ep *ep)
  345. {
  346. ep->state = STATUS_STAGE_IN;
  347. usba_ep_writel(ep, SET_STA, USBA_TX_PK_RDY);
  348. usba_ep_writel(ep, CTL_ENB, USBA_TX_COMPLETE);
  349. }
  350. static void receive_data(struct usba_ep *ep)
  351. {
  352. struct usba_udc *udc = ep->udc;
  353. struct usba_request *req;
  354. unsigned long status;
  355. unsigned int bytecount, nr_busy;
  356. int is_complete = 0;
  357. status = usba_ep_readl(ep, STA);
  358. nr_busy = USBA_BFEXT(BUSY_BANKS, status);
  359. DBG(DBG_QUEUE, "receive data: nr_busy=%u\n", nr_busy);
  360. while (nr_busy > 0) {
  361. if (list_empty(&ep->queue)) {
  362. usba_ep_writel(ep, CTL_DIS, USBA_RX_BK_RDY);
  363. break;
  364. }
  365. req = list_entry(ep->queue.next,
  366. struct usba_request, queue);
  367. bytecount = USBA_BFEXT(BYTE_COUNT, status);
  368. if (status & (1 << 31))
  369. is_complete = 1;
  370. if (req->req.actual + bytecount >= req->req.length) {
  371. is_complete = 1;
  372. bytecount = req->req.length - req->req.actual;
  373. }
  374. memcpy_fromio(req->req.buf + req->req.actual,
  375. ep->fifo, bytecount);
  376. req->req.actual += bytecount;
  377. usba_ep_writel(ep, CLR_STA, USBA_RX_BK_RDY);
  378. if (is_complete) {
  379. DBG(DBG_QUEUE, "%s: request done\n", ep->ep.name);
  380. req->req.status = 0;
  381. list_del_init(&req->queue);
  382. usba_ep_writel(ep, CTL_DIS, USBA_RX_BK_RDY);
  383. spin_unlock(&udc->lock);
  384. req->req.complete(&ep->ep, &req->req);
  385. spin_lock(&udc->lock);
  386. }
  387. status = usba_ep_readl(ep, STA);
  388. nr_busy = USBA_BFEXT(BUSY_BANKS, status);
  389. if (is_complete && ep_is_control(ep)) {
  390. send_status(udc, ep);
  391. break;
  392. }
  393. }
  394. }
  395. static void
  396. request_complete(struct usba_ep *ep, struct usba_request *req, int status)
  397. {
  398. struct usba_udc *udc = ep->udc;
  399. WARN_ON(!list_empty(&req->queue));
  400. if (req->req.status == -EINPROGRESS)
  401. req->req.status = status;
  402. if (req->mapped) {
  403. dma_unmap_single(
  404. &udc->pdev->dev, req->req.dma, req->req.length,
  405. ep->is_in ? DMA_TO_DEVICE : DMA_FROM_DEVICE);
  406. req->req.dma = DMA_ADDR_INVALID;
  407. req->mapped = 0;
  408. }
  409. DBG(DBG_GADGET | DBG_REQ,
  410. "%s: req %p complete: status %d, actual %u\n",
  411. ep->ep.name, req, req->req.status, req->req.actual);
  412. spin_unlock(&udc->lock);
  413. req->req.complete(&ep->ep, &req->req);
  414. spin_lock(&udc->lock);
  415. }
  416. static void
  417. request_complete_list(struct usba_ep *ep, struct list_head *list, int status)
  418. {
  419. struct usba_request *req, *tmp_req;
  420. list_for_each_entry_safe(req, tmp_req, list, queue) {
  421. list_del_init(&req->queue);
  422. request_complete(ep, req, status);
  423. }
  424. }
  425. static int
  426. usba_ep_enable(struct usb_ep *_ep, const struct usb_endpoint_descriptor *desc)
  427. {
  428. struct usba_ep *ep = to_usba_ep(_ep);
  429. struct usba_udc *udc = ep->udc;
  430. unsigned long flags, ept_cfg, maxpacket;
  431. unsigned int nr_trans;
  432. DBG(DBG_GADGET, "%s: ep_enable: desc=%p\n", ep->ep.name, desc);
  433. maxpacket = le16_to_cpu(desc->wMaxPacketSize) & 0x7ff;
  434. if (((desc->bEndpointAddress & USB_ENDPOINT_NUMBER_MASK) != ep->index)
  435. || ep->index == 0
  436. || desc->bDescriptorType != USB_DT_ENDPOINT
  437. || maxpacket == 0
  438. || maxpacket > ep->fifo_size) {
  439. DBG(DBG_ERR, "ep_enable: Invalid argument");
  440. return -EINVAL;
  441. }
  442. ep->is_isoc = 0;
  443. ep->is_in = 0;
  444. if (maxpacket <= 8)
  445. ept_cfg = USBA_BF(EPT_SIZE, USBA_EPT_SIZE_8);
  446. else
  447. /* LSB is bit 1, not 0 */
  448. ept_cfg = USBA_BF(EPT_SIZE, fls(maxpacket - 1) - 3);
  449. DBG(DBG_HW, "%s: EPT_SIZE = %lu (maxpacket = %lu)\n",
  450. ep->ep.name, ept_cfg, maxpacket);
  451. if (usb_endpoint_dir_in(desc)) {
  452. ep->is_in = 1;
  453. ept_cfg |= USBA_EPT_DIR_IN;
  454. }
  455. switch (usb_endpoint_type(desc)) {
  456. case USB_ENDPOINT_XFER_CONTROL:
  457. ept_cfg |= USBA_BF(EPT_TYPE, USBA_EPT_TYPE_CONTROL);
  458. ept_cfg |= USBA_BF(BK_NUMBER, USBA_BK_NUMBER_ONE);
  459. break;
  460. case USB_ENDPOINT_XFER_ISOC:
  461. if (!ep->can_isoc) {
  462. DBG(DBG_ERR, "ep_enable: %s is not isoc capable\n",
  463. ep->ep.name);
  464. return -EINVAL;
  465. }
  466. /*
  467. * Bits 11:12 specify number of _additional_
  468. * transactions per microframe.
  469. */
  470. nr_trans = ((le16_to_cpu(desc->wMaxPacketSize) >> 11) & 3) + 1;
  471. if (nr_trans > 3)
  472. return -EINVAL;
  473. ep->is_isoc = 1;
  474. ept_cfg |= USBA_BF(EPT_TYPE, USBA_EPT_TYPE_ISO);
  475. /*
  476. * Do triple-buffering on high-bandwidth iso endpoints.
  477. */
  478. if (nr_trans > 1 && ep->nr_banks == 3)
  479. ept_cfg |= USBA_BF(BK_NUMBER, USBA_BK_NUMBER_TRIPLE);
  480. else
  481. ept_cfg |= USBA_BF(BK_NUMBER, USBA_BK_NUMBER_DOUBLE);
  482. ept_cfg |= USBA_BF(NB_TRANS, nr_trans);
  483. break;
  484. case USB_ENDPOINT_XFER_BULK:
  485. ept_cfg |= USBA_BF(EPT_TYPE, USBA_EPT_TYPE_BULK);
  486. ept_cfg |= USBA_BF(BK_NUMBER, USBA_BK_NUMBER_DOUBLE);
  487. break;
  488. case USB_ENDPOINT_XFER_INT:
  489. ept_cfg |= USBA_BF(EPT_TYPE, USBA_EPT_TYPE_INT);
  490. ept_cfg |= USBA_BF(BK_NUMBER, USBA_BK_NUMBER_DOUBLE);
  491. break;
  492. }
  493. spin_lock_irqsave(&ep->udc->lock, flags);
  494. if (ep->desc) {
  495. spin_unlock_irqrestore(&ep->udc->lock, flags);
  496. DBG(DBG_ERR, "ep%d already enabled\n", ep->index);
  497. return -EBUSY;
  498. }
  499. ep->desc = desc;
  500. ep->ep.maxpacket = maxpacket;
  501. usba_ep_writel(ep, CFG, ept_cfg);
  502. usba_ep_writel(ep, CTL_ENB, USBA_EPT_ENABLE);
  503. if (ep->can_dma) {
  504. u32 ctrl;
  505. usba_writel(udc, INT_ENB,
  506. (usba_readl(udc, INT_ENB)
  507. | USBA_BF(EPT_INT, 1 << ep->index)
  508. | USBA_BF(DMA_INT, 1 << ep->index)));
  509. ctrl = USBA_AUTO_VALID | USBA_INTDIS_DMA;
  510. usba_ep_writel(ep, CTL_ENB, ctrl);
  511. } else {
  512. usba_writel(udc, INT_ENB,
  513. (usba_readl(udc, INT_ENB)
  514. | USBA_BF(EPT_INT, 1 << ep->index)));
  515. }
  516. spin_unlock_irqrestore(&udc->lock, flags);
  517. DBG(DBG_HW, "EPT_CFG%d after init: %#08lx\n", ep->index,
  518. (unsigned long)usba_ep_readl(ep, CFG));
  519. DBG(DBG_HW, "INT_ENB after init: %#08lx\n",
  520. (unsigned long)usba_readl(udc, INT_ENB));
  521. return 0;
  522. }
  523. static int usba_ep_disable(struct usb_ep *_ep)
  524. {
  525. struct usba_ep *ep = to_usba_ep(_ep);
  526. struct usba_udc *udc = ep->udc;
  527. LIST_HEAD(req_list);
  528. unsigned long flags;
  529. DBG(DBG_GADGET, "ep_disable: %s\n", ep->ep.name);
  530. spin_lock_irqsave(&udc->lock, flags);
  531. if (!ep->desc) {
  532. spin_unlock_irqrestore(&udc->lock, flags);
  533. /* REVISIT because this driver disables endpoints in
  534. * reset_all_endpoints() before calling disconnect(),
  535. * most gadget drivers would trigger this non-error ...
  536. */
  537. if (udc->gadget.speed != USB_SPEED_UNKNOWN)
  538. DBG(DBG_ERR, "ep_disable: %s not enabled\n",
  539. ep->ep.name);
  540. return -EINVAL;
  541. }
  542. ep->desc = NULL;
  543. list_splice_init(&ep->queue, &req_list);
  544. if (ep->can_dma) {
  545. usba_dma_writel(ep, CONTROL, 0);
  546. usba_dma_writel(ep, ADDRESS, 0);
  547. usba_dma_readl(ep, STATUS);
  548. }
  549. usba_ep_writel(ep, CTL_DIS, USBA_EPT_ENABLE);
  550. usba_writel(udc, INT_ENB,
  551. usba_readl(udc, INT_ENB)
  552. & ~USBA_BF(EPT_INT, 1 << ep->index));
  553. request_complete_list(ep, &req_list, -ESHUTDOWN);
  554. spin_unlock_irqrestore(&udc->lock, flags);
  555. return 0;
  556. }
  557. static struct usb_request *
  558. usba_ep_alloc_request(struct usb_ep *_ep, gfp_t gfp_flags)
  559. {
  560. struct usba_request *req;
  561. DBG(DBG_GADGET, "ep_alloc_request: %p, 0x%x\n", _ep, gfp_flags);
  562. req = kzalloc(sizeof(*req), gfp_flags);
  563. if (!req)
  564. return NULL;
  565. INIT_LIST_HEAD(&req->queue);
  566. req->req.dma = DMA_ADDR_INVALID;
  567. return &req->req;
  568. }
  569. static void
  570. usba_ep_free_request(struct usb_ep *_ep, struct usb_request *_req)
  571. {
  572. struct usba_request *req = to_usba_req(_req);
  573. DBG(DBG_GADGET, "ep_free_request: %p, %p\n", _ep, _req);
  574. kfree(req);
  575. }
  576. static int queue_dma(struct usba_udc *udc, struct usba_ep *ep,
  577. struct usba_request *req, gfp_t gfp_flags)
  578. {
  579. unsigned long flags;
  580. int ret;
  581. DBG(DBG_DMA, "%s: req l/%u d/%08x %c%c%c\n",
  582. ep->ep.name, req->req.length, req->req.dma,
  583. req->req.zero ? 'Z' : 'z',
  584. req->req.short_not_ok ? 'S' : 's',
  585. req->req.no_interrupt ? 'I' : 'i');
  586. if (req->req.length > 0x10000) {
  587. /* Lengths from 0 to 65536 (inclusive) are supported */
  588. DBG(DBG_ERR, "invalid request length %u\n", req->req.length);
  589. return -EINVAL;
  590. }
  591. req->using_dma = 1;
  592. if (req->req.dma == DMA_ADDR_INVALID) {
  593. req->req.dma = dma_map_single(
  594. &udc->pdev->dev, req->req.buf, req->req.length,
  595. ep->is_in ? DMA_TO_DEVICE : DMA_FROM_DEVICE);
  596. req->mapped = 1;
  597. } else {
  598. dma_sync_single_for_device(
  599. &udc->pdev->dev, req->req.dma, req->req.length,
  600. ep->is_in ? DMA_TO_DEVICE : DMA_FROM_DEVICE);
  601. req->mapped = 0;
  602. }
  603. req->ctrl = USBA_BF(DMA_BUF_LEN, req->req.length)
  604. | USBA_DMA_CH_EN | USBA_DMA_END_BUF_IE
  605. | USBA_DMA_END_TR_EN | USBA_DMA_END_TR_IE;
  606. if (ep->is_in)
  607. req->ctrl |= USBA_DMA_END_BUF_EN;
  608. /*
  609. * Add this request to the queue and submit for DMA if
  610. * possible. Check if we're still alive first -- we may have
  611. * received a reset since last time we checked.
  612. */
  613. ret = -ESHUTDOWN;
  614. spin_lock_irqsave(&udc->lock, flags);
  615. if (ep->desc) {
  616. if (list_empty(&ep->queue))
  617. submit_request(ep, req);
  618. list_add_tail(&req->queue, &ep->queue);
  619. ret = 0;
  620. }
  621. spin_unlock_irqrestore(&udc->lock, flags);
  622. return ret;
  623. }
  624. static int
  625. usba_ep_queue(struct usb_ep *_ep, struct usb_request *_req, gfp_t gfp_flags)
  626. {
  627. struct usba_request *req = to_usba_req(_req);
  628. struct usba_ep *ep = to_usba_ep(_ep);
  629. struct usba_udc *udc = ep->udc;
  630. unsigned long flags;
  631. int ret;
  632. DBG(DBG_GADGET | DBG_QUEUE | DBG_REQ, "%s: queue req %p, len %u\n",
  633. ep->ep.name, req, _req->length);
  634. if (!udc->driver || udc->gadget.speed == USB_SPEED_UNKNOWN || !ep->desc)
  635. return -ESHUTDOWN;
  636. req->submitted = 0;
  637. req->using_dma = 0;
  638. req->last_transaction = 0;
  639. _req->status = -EINPROGRESS;
  640. _req->actual = 0;
  641. if (ep->can_dma)
  642. return queue_dma(udc, ep, req, gfp_flags);
  643. /* May have received a reset since last time we checked */
  644. ret = -ESHUTDOWN;
  645. spin_lock_irqsave(&udc->lock, flags);
  646. if (ep->desc) {
  647. list_add_tail(&req->queue, &ep->queue);
  648. if ((!ep_is_control(ep) && ep->is_in) ||
  649. (ep_is_control(ep)
  650. && (ep->state == DATA_STAGE_IN
  651. || ep->state == STATUS_STAGE_IN)))
  652. usba_ep_writel(ep, CTL_ENB, USBA_TX_PK_RDY);
  653. else
  654. usba_ep_writel(ep, CTL_ENB, USBA_RX_BK_RDY);
  655. ret = 0;
  656. }
  657. spin_unlock_irqrestore(&udc->lock, flags);
  658. return ret;
  659. }
  660. static void
  661. usba_update_req(struct usba_ep *ep, struct usba_request *req, u32 status)
  662. {
  663. req->req.actual = req->req.length - USBA_BFEXT(DMA_BUF_LEN, status);
  664. }
  665. static int stop_dma(struct usba_ep *ep, u32 *pstatus)
  666. {
  667. unsigned int timeout;
  668. u32 status;
  669. /*
  670. * Stop the DMA controller. When writing both CH_EN
  671. * and LINK to 0, the other bits are not affected.
  672. */
  673. usba_dma_writel(ep, CONTROL, 0);
  674. /* Wait for the FIFO to empty */
  675. for (timeout = 40; timeout; --timeout) {
  676. status = usba_dma_readl(ep, STATUS);
  677. if (!(status & USBA_DMA_CH_EN))
  678. break;
  679. udelay(1);
  680. }
  681. if (pstatus)
  682. *pstatus = status;
  683. if (timeout == 0) {
  684. dev_err(&ep->udc->pdev->dev,
  685. "%s: timed out waiting for DMA FIFO to empty\n",
  686. ep->ep.name);
  687. return -ETIMEDOUT;
  688. }
  689. return 0;
  690. }
  691. static int usba_ep_dequeue(struct usb_ep *_ep, struct usb_request *_req)
  692. {
  693. struct usba_ep *ep = to_usba_ep(_ep);
  694. struct usba_udc *udc = ep->udc;
  695. struct usba_request *req = to_usba_req(_req);
  696. unsigned long flags;
  697. u32 status;
  698. DBG(DBG_GADGET | DBG_QUEUE, "ep_dequeue: %s, req %p\n",
  699. ep->ep.name, req);
  700. spin_lock_irqsave(&udc->lock, flags);
  701. if (req->using_dma) {
  702. /*
  703. * If this request is currently being transferred,
  704. * stop the DMA controller and reset the FIFO.
  705. */
  706. if (ep->queue.next == &req->queue) {
  707. status = usba_dma_readl(ep, STATUS);
  708. if (status & USBA_DMA_CH_EN)
  709. stop_dma(ep, &status);
  710. #ifdef CONFIG_USB_GADGET_DEBUG_FS
  711. ep->last_dma_status = status;
  712. #endif
  713. usba_writel(udc, EPT_RST, 1 << ep->index);
  714. usba_update_req(ep, req, status);
  715. }
  716. }
  717. /*
  718. * Errors should stop the queue from advancing until the
  719. * completion function returns.
  720. */
  721. list_del_init(&req->queue);
  722. request_complete(ep, req, -ECONNRESET);
  723. /* Process the next request if any */
  724. submit_next_request(ep);
  725. spin_unlock_irqrestore(&udc->lock, flags);
  726. return 0;
  727. }
  728. static int usba_ep_set_halt(struct usb_ep *_ep, int value)
  729. {
  730. struct usba_ep *ep = to_usba_ep(_ep);
  731. struct usba_udc *udc = ep->udc;
  732. unsigned long flags;
  733. int ret = 0;
  734. DBG(DBG_GADGET, "endpoint %s: %s HALT\n", ep->ep.name,
  735. value ? "set" : "clear");
  736. if (!ep->desc) {
  737. DBG(DBG_ERR, "Attempted to halt uninitialized ep %s\n",
  738. ep->ep.name);
  739. return -ENODEV;
  740. }
  741. if (ep->is_isoc) {
  742. DBG(DBG_ERR, "Attempted to halt isochronous ep %s\n",
  743. ep->ep.name);
  744. return -ENOTTY;
  745. }
  746. spin_lock_irqsave(&udc->lock, flags);
  747. /*
  748. * We can't halt IN endpoints while there are still data to be
  749. * transferred
  750. */
  751. if (!list_empty(&ep->queue)
  752. || ((value && ep->is_in && (usba_ep_readl(ep, STA)
  753. & USBA_BF(BUSY_BANKS, -1L))))) {
  754. ret = -EAGAIN;
  755. } else {
  756. if (value)
  757. usba_ep_writel(ep, SET_STA, USBA_FORCE_STALL);
  758. else
  759. usba_ep_writel(ep, CLR_STA,
  760. USBA_FORCE_STALL | USBA_TOGGLE_CLR);
  761. usba_ep_readl(ep, STA);
  762. }
  763. spin_unlock_irqrestore(&udc->lock, flags);
  764. return ret;
  765. }
  766. static int usba_ep_fifo_status(struct usb_ep *_ep)
  767. {
  768. struct usba_ep *ep = to_usba_ep(_ep);
  769. return USBA_BFEXT(BYTE_COUNT, usba_ep_readl(ep, STA));
  770. }
  771. static void usba_ep_fifo_flush(struct usb_ep *_ep)
  772. {
  773. struct usba_ep *ep = to_usba_ep(_ep);
  774. struct usba_udc *udc = ep->udc;
  775. usba_writel(udc, EPT_RST, 1 << ep->index);
  776. }
  777. static const struct usb_ep_ops usba_ep_ops = {
  778. .enable = usba_ep_enable,
  779. .disable = usba_ep_disable,
  780. .alloc_request = usba_ep_alloc_request,
  781. .free_request = usba_ep_free_request,
  782. .queue = usba_ep_queue,
  783. .dequeue = usba_ep_dequeue,
  784. .set_halt = usba_ep_set_halt,
  785. .fifo_status = usba_ep_fifo_status,
  786. .fifo_flush = usba_ep_fifo_flush,
  787. };
  788. static int usba_udc_get_frame(struct usb_gadget *gadget)
  789. {
  790. struct usba_udc *udc = to_usba_udc(gadget);
  791. return USBA_BFEXT(FRAME_NUMBER, usba_readl(udc, FNUM));
  792. }
  793. static int usba_udc_wakeup(struct usb_gadget *gadget)
  794. {
  795. struct usba_udc *udc = to_usba_udc(gadget);
  796. unsigned long flags;
  797. u32 ctrl;
  798. int ret = -EINVAL;
  799. spin_lock_irqsave(&udc->lock, flags);
  800. if (udc->devstatus & (1 << USB_DEVICE_REMOTE_WAKEUP)) {
  801. ctrl = usba_readl(udc, CTRL);
  802. usba_writel(udc, CTRL, ctrl | USBA_REMOTE_WAKE_UP);
  803. ret = 0;
  804. }
  805. spin_unlock_irqrestore(&udc->lock, flags);
  806. return ret;
  807. }
  808. static int
  809. usba_udc_set_selfpowered(struct usb_gadget *gadget, int is_selfpowered)
  810. {
  811. struct usba_udc *udc = to_usba_udc(gadget);
  812. unsigned long flags;
  813. spin_lock_irqsave(&udc->lock, flags);
  814. if (is_selfpowered)
  815. udc->devstatus |= 1 << USB_DEVICE_SELF_POWERED;
  816. else
  817. udc->devstatus &= ~(1 << USB_DEVICE_SELF_POWERED);
  818. spin_unlock_irqrestore(&udc->lock, flags);
  819. return 0;
  820. }
  821. static int atmel_usba_start(struct usb_gadget_driver *driver,
  822. int (*bind)(struct usb_gadget *));
  823. static int atmel_usba_stop(struct usb_gadget_driver *driver);
  824. static const struct usb_gadget_ops usba_udc_ops = {
  825. .get_frame = usba_udc_get_frame,
  826. .wakeup = usba_udc_wakeup,
  827. .set_selfpowered = usba_udc_set_selfpowered,
  828. .start = atmel_usba_start,
  829. .stop = atmel_usba_stop,
  830. };
  831. static struct usb_endpoint_descriptor usba_ep0_desc = {
  832. .bLength = USB_DT_ENDPOINT_SIZE,
  833. .bDescriptorType = USB_DT_ENDPOINT,
  834. .bEndpointAddress = 0,
  835. .bmAttributes = USB_ENDPOINT_XFER_CONTROL,
  836. .wMaxPacketSize = cpu_to_le16(64),
  837. /* FIXME: I have no idea what to put here */
  838. .bInterval = 1,
  839. };
  840. static void nop_release(struct device *dev)
  841. {
  842. }
  843. static struct usba_udc the_udc = {
  844. .gadget = {
  845. .ops = &usba_udc_ops,
  846. .ep_list = LIST_HEAD_INIT(the_udc.gadget.ep_list),
  847. .is_dualspeed = 1,
  848. .name = "atmel_usba_udc",
  849. .dev = {
  850. .init_name = "gadget",
  851. .release = nop_release,
  852. },
  853. },
  854. };
  855. /*
  856. * Called with interrupts disabled and udc->lock held.
  857. */
  858. static void reset_all_endpoints(struct usba_udc *udc)
  859. {
  860. struct usba_ep *ep;
  861. struct usba_request *req, *tmp_req;
  862. usba_writel(udc, EPT_RST, ~0UL);
  863. ep = to_usba_ep(udc->gadget.ep0);
  864. list_for_each_entry_safe(req, tmp_req, &ep->queue, queue) {
  865. list_del_init(&req->queue);
  866. request_complete(ep, req, -ECONNRESET);
  867. }
  868. /* NOTE: normally, the next call to the gadget driver is in
  869. * charge of disabling endpoints... usually disconnect().
  870. * The exception would be entering a high speed test mode.
  871. *
  872. * FIXME remove this code ... and retest thoroughly.
  873. */
  874. list_for_each_entry(ep, &udc->gadget.ep_list, ep.ep_list) {
  875. if (ep->desc) {
  876. spin_unlock(&udc->lock);
  877. usba_ep_disable(&ep->ep);
  878. spin_lock(&udc->lock);
  879. }
  880. }
  881. }
  882. static struct usba_ep *get_ep_by_addr(struct usba_udc *udc, u16 wIndex)
  883. {
  884. struct usba_ep *ep;
  885. if ((wIndex & USB_ENDPOINT_NUMBER_MASK) == 0)
  886. return to_usba_ep(udc->gadget.ep0);
  887. list_for_each_entry (ep, &udc->gadget.ep_list, ep.ep_list) {
  888. u8 bEndpointAddress;
  889. if (!ep->desc)
  890. continue;
  891. bEndpointAddress = ep->desc->bEndpointAddress;
  892. if ((wIndex ^ bEndpointAddress) & USB_DIR_IN)
  893. continue;
  894. if ((bEndpointAddress & USB_ENDPOINT_NUMBER_MASK)
  895. == (wIndex & USB_ENDPOINT_NUMBER_MASK))
  896. return ep;
  897. }
  898. return NULL;
  899. }
  900. /* Called with interrupts disabled and udc->lock held */
  901. static inline void set_protocol_stall(struct usba_udc *udc, struct usba_ep *ep)
  902. {
  903. usba_ep_writel(ep, SET_STA, USBA_FORCE_STALL);
  904. ep->state = WAIT_FOR_SETUP;
  905. }
  906. static inline int is_stalled(struct usba_udc *udc, struct usba_ep *ep)
  907. {
  908. if (usba_ep_readl(ep, STA) & USBA_FORCE_STALL)
  909. return 1;
  910. return 0;
  911. }
  912. static inline void set_address(struct usba_udc *udc, unsigned int addr)
  913. {
  914. u32 regval;
  915. DBG(DBG_BUS, "setting address %u...\n", addr);
  916. regval = usba_readl(udc, CTRL);
  917. regval = USBA_BFINS(DEV_ADDR, addr, regval);
  918. usba_writel(udc, CTRL, regval);
  919. }
  920. static int do_test_mode(struct usba_udc *udc)
  921. {
  922. static const char test_packet_buffer[] = {
  923. /* JKJKJKJK * 9 */
  924. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  925. /* JJKKJJKK * 8 */
  926. 0xAA, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA,
  927. /* JJKKJJKK * 8 */
  928. 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE,
  929. /* JJJJJJJKKKKKKK * 8 */
  930. 0xFE, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
  931. 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
  932. /* JJJJJJJK * 8 */
  933. 0x7F, 0xBF, 0xDF, 0xEF, 0xF7, 0xFB, 0xFD,
  934. /* {JKKKKKKK * 10}, JK */
  935. 0xFC, 0x7E, 0xBF, 0xDF, 0xEF, 0xF7, 0xFB, 0xFD, 0x7E
  936. };
  937. struct usba_ep *ep;
  938. struct device *dev = &udc->pdev->dev;
  939. int test_mode;
  940. test_mode = udc->test_mode;
  941. /* Start from a clean slate */
  942. reset_all_endpoints(udc);
  943. switch (test_mode) {
  944. case 0x0100:
  945. /* Test_J */
  946. usba_writel(udc, TST, USBA_TST_J_MODE);
  947. dev_info(dev, "Entering Test_J mode...\n");
  948. break;
  949. case 0x0200:
  950. /* Test_K */
  951. usba_writel(udc, TST, USBA_TST_K_MODE);
  952. dev_info(dev, "Entering Test_K mode...\n");
  953. break;
  954. case 0x0300:
  955. /*
  956. * Test_SE0_NAK: Force high-speed mode and set up ep0
  957. * for Bulk IN transfers
  958. */
  959. ep = &usba_ep[0];
  960. usba_writel(udc, TST,
  961. USBA_BF(SPEED_CFG, USBA_SPEED_CFG_FORCE_HIGH));
  962. usba_ep_writel(ep, CFG,
  963. USBA_BF(EPT_SIZE, USBA_EPT_SIZE_64)
  964. | USBA_EPT_DIR_IN
  965. | USBA_BF(EPT_TYPE, USBA_EPT_TYPE_BULK)
  966. | USBA_BF(BK_NUMBER, 1));
  967. if (!(usba_ep_readl(ep, CFG) & USBA_EPT_MAPPED)) {
  968. set_protocol_stall(udc, ep);
  969. dev_err(dev, "Test_SE0_NAK: ep0 not mapped\n");
  970. } else {
  971. usba_ep_writel(ep, CTL_ENB, USBA_EPT_ENABLE);
  972. dev_info(dev, "Entering Test_SE0_NAK mode...\n");
  973. }
  974. break;
  975. case 0x0400:
  976. /* Test_Packet */
  977. ep = &usba_ep[0];
  978. usba_ep_writel(ep, CFG,
  979. USBA_BF(EPT_SIZE, USBA_EPT_SIZE_64)
  980. | USBA_EPT_DIR_IN
  981. | USBA_BF(EPT_TYPE, USBA_EPT_TYPE_BULK)
  982. | USBA_BF(BK_NUMBER, 1));
  983. if (!(usba_ep_readl(ep, CFG) & USBA_EPT_MAPPED)) {
  984. set_protocol_stall(udc, ep);
  985. dev_err(dev, "Test_Packet: ep0 not mapped\n");
  986. } else {
  987. usba_ep_writel(ep, CTL_ENB, USBA_EPT_ENABLE);
  988. usba_writel(udc, TST, USBA_TST_PKT_MODE);
  989. memcpy_toio(ep->fifo, test_packet_buffer,
  990. sizeof(test_packet_buffer));
  991. usba_ep_writel(ep, SET_STA, USBA_TX_PK_RDY);
  992. dev_info(dev, "Entering Test_Packet mode...\n");
  993. }
  994. break;
  995. default:
  996. dev_err(dev, "Invalid test mode: 0x%04x\n", test_mode);
  997. return -EINVAL;
  998. }
  999. return 0;
  1000. }
  1001. /* Avoid overly long expressions */
  1002. static inline bool feature_is_dev_remote_wakeup(struct usb_ctrlrequest *crq)
  1003. {
  1004. if (crq->wValue == cpu_to_le16(USB_DEVICE_REMOTE_WAKEUP))
  1005. return true;
  1006. return false;
  1007. }
  1008. static inline bool feature_is_dev_test_mode(struct usb_ctrlrequest *crq)
  1009. {
  1010. if (crq->wValue == cpu_to_le16(USB_DEVICE_TEST_MODE))
  1011. return true;
  1012. return false;
  1013. }
  1014. static inline bool feature_is_ep_halt(struct usb_ctrlrequest *crq)
  1015. {
  1016. if (crq->wValue == cpu_to_le16(USB_ENDPOINT_HALT))
  1017. return true;
  1018. return false;
  1019. }
  1020. static int handle_ep0_setup(struct usba_udc *udc, struct usba_ep *ep,
  1021. struct usb_ctrlrequest *crq)
  1022. {
  1023. int retval = 0;
  1024. switch (crq->bRequest) {
  1025. case USB_REQ_GET_STATUS: {
  1026. u16 status;
  1027. if (crq->bRequestType == (USB_DIR_IN | USB_RECIP_DEVICE)) {
  1028. status = cpu_to_le16(udc->devstatus);
  1029. } else if (crq->bRequestType
  1030. == (USB_DIR_IN | USB_RECIP_INTERFACE)) {
  1031. status = cpu_to_le16(0);
  1032. } else if (crq->bRequestType
  1033. == (USB_DIR_IN | USB_RECIP_ENDPOINT)) {
  1034. struct usba_ep *target;
  1035. target = get_ep_by_addr(udc, le16_to_cpu(crq->wIndex));
  1036. if (!target)
  1037. goto stall;
  1038. status = 0;
  1039. if (is_stalled(udc, target))
  1040. status |= cpu_to_le16(1);
  1041. } else
  1042. goto delegate;
  1043. /* Write directly to the FIFO. No queueing is done. */
  1044. if (crq->wLength != cpu_to_le16(sizeof(status)))
  1045. goto stall;
  1046. ep->state = DATA_STAGE_IN;
  1047. __raw_writew(status, ep->fifo);
  1048. usba_ep_writel(ep, SET_STA, USBA_TX_PK_RDY);
  1049. break;
  1050. }
  1051. case USB_REQ_CLEAR_FEATURE: {
  1052. if (crq->bRequestType == USB_RECIP_DEVICE) {
  1053. if (feature_is_dev_remote_wakeup(crq))
  1054. udc->devstatus
  1055. &= ~(1 << USB_DEVICE_REMOTE_WAKEUP);
  1056. else
  1057. /* Can't CLEAR_FEATURE TEST_MODE */
  1058. goto stall;
  1059. } else if (crq->bRequestType == USB_RECIP_ENDPOINT) {
  1060. struct usba_ep *target;
  1061. if (crq->wLength != cpu_to_le16(0)
  1062. || !feature_is_ep_halt(crq))
  1063. goto stall;
  1064. target = get_ep_by_addr(udc, le16_to_cpu(crq->wIndex));
  1065. if (!target)
  1066. goto stall;
  1067. usba_ep_writel(target, CLR_STA, USBA_FORCE_STALL);
  1068. if (target->index != 0)
  1069. usba_ep_writel(target, CLR_STA,
  1070. USBA_TOGGLE_CLR);
  1071. } else {
  1072. goto delegate;
  1073. }
  1074. send_status(udc, ep);
  1075. break;
  1076. }
  1077. case USB_REQ_SET_FEATURE: {
  1078. if (crq->bRequestType == USB_RECIP_DEVICE) {
  1079. if (feature_is_dev_test_mode(crq)) {
  1080. send_status(udc, ep);
  1081. ep->state = STATUS_STAGE_TEST;
  1082. udc->test_mode = le16_to_cpu(crq->wIndex);
  1083. return 0;
  1084. } else if (feature_is_dev_remote_wakeup(crq)) {
  1085. udc->devstatus |= 1 << USB_DEVICE_REMOTE_WAKEUP;
  1086. } else {
  1087. goto stall;
  1088. }
  1089. } else if (crq->bRequestType == USB_RECIP_ENDPOINT) {
  1090. struct usba_ep *target;
  1091. if (crq->wLength != cpu_to_le16(0)
  1092. || !feature_is_ep_halt(crq))
  1093. goto stall;
  1094. target = get_ep_by_addr(udc, le16_to_cpu(crq->wIndex));
  1095. if (!target)
  1096. goto stall;
  1097. usba_ep_writel(target, SET_STA, USBA_FORCE_STALL);
  1098. } else
  1099. goto delegate;
  1100. send_status(udc, ep);
  1101. break;
  1102. }
  1103. case USB_REQ_SET_ADDRESS:
  1104. if (crq->bRequestType != (USB_DIR_OUT | USB_RECIP_DEVICE))
  1105. goto delegate;
  1106. set_address(udc, le16_to_cpu(crq->wValue));
  1107. send_status(udc, ep);
  1108. ep->state = STATUS_STAGE_ADDR;
  1109. break;
  1110. default:
  1111. delegate:
  1112. spin_unlock(&udc->lock);
  1113. retval = udc->driver->setup(&udc->gadget, crq);
  1114. spin_lock(&udc->lock);
  1115. }
  1116. return retval;
  1117. stall:
  1118. pr_err("udc: %s: Invalid setup request: %02x.%02x v%04x i%04x l%d, "
  1119. "halting endpoint...\n",
  1120. ep->ep.name, crq->bRequestType, crq->bRequest,
  1121. le16_to_cpu(crq->wValue), le16_to_cpu(crq->wIndex),
  1122. le16_to_cpu(crq->wLength));
  1123. set_protocol_stall(udc, ep);
  1124. return -1;
  1125. }
  1126. static void usba_control_irq(struct usba_udc *udc, struct usba_ep *ep)
  1127. {
  1128. struct usba_request *req;
  1129. u32 epstatus;
  1130. u32 epctrl;
  1131. restart:
  1132. epstatus = usba_ep_readl(ep, STA);
  1133. epctrl = usba_ep_readl(ep, CTL);
  1134. DBG(DBG_INT, "%s [%d]: s/%08x c/%08x\n",
  1135. ep->ep.name, ep->state, epstatus, epctrl);
  1136. req = NULL;
  1137. if (!list_empty(&ep->queue))
  1138. req = list_entry(ep->queue.next,
  1139. struct usba_request, queue);
  1140. if ((epctrl & USBA_TX_PK_RDY) && !(epstatus & USBA_TX_PK_RDY)) {
  1141. if (req->submitted)
  1142. next_fifo_transaction(ep, req);
  1143. else
  1144. submit_request(ep, req);
  1145. if (req->last_transaction) {
  1146. usba_ep_writel(ep, CTL_DIS, USBA_TX_PK_RDY);
  1147. usba_ep_writel(ep, CTL_ENB, USBA_TX_COMPLETE);
  1148. }
  1149. goto restart;
  1150. }
  1151. if ((epstatus & epctrl) & USBA_TX_COMPLETE) {
  1152. usba_ep_writel(ep, CLR_STA, USBA_TX_COMPLETE);
  1153. switch (ep->state) {
  1154. case DATA_STAGE_IN:
  1155. usba_ep_writel(ep, CTL_ENB, USBA_RX_BK_RDY);
  1156. usba_ep_writel(ep, CTL_DIS, USBA_TX_COMPLETE);
  1157. ep->state = STATUS_STAGE_OUT;
  1158. break;
  1159. case STATUS_STAGE_ADDR:
  1160. /* Activate our new address */
  1161. usba_writel(udc, CTRL, (usba_readl(udc, CTRL)
  1162. | USBA_FADDR_EN));
  1163. usba_ep_writel(ep, CTL_DIS, USBA_TX_COMPLETE);
  1164. ep->state = WAIT_FOR_SETUP;
  1165. break;
  1166. case STATUS_STAGE_IN:
  1167. if (req) {
  1168. list_del_init(&req->queue);
  1169. request_complete(ep, req, 0);
  1170. submit_next_request(ep);
  1171. }
  1172. usba_ep_writel(ep, CTL_DIS, USBA_TX_COMPLETE);
  1173. ep->state = WAIT_FOR_SETUP;
  1174. break;
  1175. case STATUS_STAGE_TEST:
  1176. usba_ep_writel(ep, CTL_DIS, USBA_TX_COMPLETE);
  1177. ep->state = WAIT_FOR_SETUP;
  1178. if (do_test_mode(udc))
  1179. set_protocol_stall(udc, ep);
  1180. break;
  1181. default:
  1182. pr_err("udc: %s: TXCOMP: Invalid endpoint state %d, "
  1183. "halting endpoint...\n",
  1184. ep->ep.name, ep->state);
  1185. set_protocol_stall(udc, ep);
  1186. break;
  1187. }
  1188. goto restart;
  1189. }
  1190. if ((epstatus & epctrl) & USBA_RX_BK_RDY) {
  1191. switch (ep->state) {
  1192. case STATUS_STAGE_OUT:
  1193. usba_ep_writel(ep, CLR_STA, USBA_RX_BK_RDY);
  1194. usba_ep_writel(ep, CTL_DIS, USBA_RX_BK_RDY);
  1195. if (req) {
  1196. list_del_init(&req->queue);
  1197. request_complete(ep, req, 0);
  1198. }
  1199. ep->state = WAIT_FOR_SETUP;
  1200. break;
  1201. case DATA_STAGE_OUT:
  1202. receive_data(ep);
  1203. break;
  1204. default:
  1205. usba_ep_writel(ep, CLR_STA, USBA_RX_BK_RDY);
  1206. usba_ep_writel(ep, CTL_DIS, USBA_RX_BK_RDY);
  1207. pr_err("udc: %s: RXRDY: Invalid endpoint state %d, "
  1208. "halting endpoint...\n",
  1209. ep->ep.name, ep->state);
  1210. set_protocol_stall(udc, ep);
  1211. break;
  1212. }
  1213. goto restart;
  1214. }
  1215. if (epstatus & USBA_RX_SETUP) {
  1216. union {
  1217. struct usb_ctrlrequest crq;
  1218. unsigned long data[2];
  1219. } crq;
  1220. unsigned int pkt_len;
  1221. int ret;
  1222. if (ep->state != WAIT_FOR_SETUP) {
  1223. /*
  1224. * Didn't expect a SETUP packet at this
  1225. * point. Clean up any pending requests (which
  1226. * may be successful).
  1227. */
  1228. int status = -EPROTO;
  1229. /*
  1230. * RXRDY and TXCOMP are dropped when SETUP
  1231. * packets arrive. Just pretend we received
  1232. * the status packet.
  1233. */
  1234. if (ep->state == STATUS_STAGE_OUT
  1235. || ep->state == STATUS_STAGE_IN) {
  1236. usba_ep_writel(ep, CTL_DIS, USBA_RX_BK_RDY);
  1237. status = 0;
  1238. }
  1239. if (req) {
  1240. list_del_init(&req->queue);
  1241. request_complete(ep, req, status);
  1242. }
  1243. }
  1244. pkt_len = USBA_BFEXT(BYTE_COUNT, usba_ep_readl(ep, STA));
  1245. DBG(DBG_HW, "Packet length: %u\n", pkt_len);
  1246. if (pkt_len != sizeof(crq)) {
  1247. pr_warning("udc: Invalid packet length %u "
  1248. "(expected %zu)\n", pkt_len, sizeof(crq));
  1249. set_protocol_stall(udc, ep);
  1250. return;
  1251. }
  1252. DBG(DBG_FIFO, "Copying ctrl request from 0x%p:\n", ep->fifo);
  1253. memcpy_fromio(crq.data, ep->fifo, sizeof(crq));
  1254. /* Free up one bank in the FIFO so that we can
  1255. * generate or receive a reply right away. */
  1256. usba_ep_writel(ep, CLR_STA, USBA_RX_SETUP);
  1257. /* printk(KERN_DEBUG "setup: %d: %02x.%02x\n",
  1258. ep->state, crq.crq.bRequestType,
  1259. crq.crq.bRequest); */
  1260. if (crq.crq.bRequestType & USB_DIR_IN) {
  1261. /*
  1262. * The USB 2.0 spec states that "if wLength is
  1263. * zero, there is no data transfer phase."
  1264. * However, testusb #14 seems to actually
  1265. * expect a data phase even if wLength = 0...
  1266. */
  1267. ep->state = DATA_STAGE_IN;
  1268. } else {
  1269. if (crq.crq.wLength != cpu_to_le16(0))
  1270. ep->state = DATA_STAGE_OUT;
  1271. else
  1272. ep->state = STATUS_STAGE_IN;
  1273. }
  1274. ret = -1;
  1275. if (ep->index == 0)
  1276. ret = handle_ep0_setup(udc, ep, &crq.crq);
  1277. else {
  1278. spin_unlock(&udc->lock);
  1279. ret = udc->driver->setup(&udc->gadget, &crq.crq);
  1280. spin_lock(&udc->lock);
  1281. }
  1282. DBG(DBG_BUS, "req %02x.%02x, length %d, state %d, ret %d\n",
  1283. crq.crq.bRequestType, crq.crq.bRequest,
  1284. le16_to_cpu(crq.crq.wLength), ep->state, ret);
  1285. if (ret < 0) {
  1286. /* Let the host know that we failed */
  1287. set_protocol_stall(udc, ep);
  1288. }
  1289. }
  1290. }
  1291. static void usba_ep_irq(struct usba_udc *udc, struct usba_ep *ep)
  1292. {
  1293. struct usba_request *req;
  1294. u32 epstatus;
  1295. u32 epctrl;
  1296. epstatus = usba_ep_readl(ep, STA);
  1297. epctrl = usba_ep_readl(ep, CTL);
  1298. DBG(DBG_INT, "%s: interrupt, status: 0x%08x\n", ep->ep.name, epstatus);
  1299. while ((epctrl & USBA_TX_PK_RDY) && !(epstatus & USBA_TX_PK_RDY)) {
  1300. DBG(DBG_BUS, "%s: TX PK ready\n", ep->ep.name);
  1301. if (list_empty(&ep->queue)) {
  1302. dev_warn(&udc->pdev->dev, "ep_irq: queue empty\n");
  1303. usba_ep_writel(ep, CTL_DIS, USBA_TX_PK_RDY);
  1304. return;
  1305. }
  1306. req = list_entry(ep->queue.next, struct usba_request, queue);
  1307. if (req->using_dma) {
  1308. /* Send a zero-length packet */
  1309. usba_ep_writel(ep, SET_STA,
  1310. USBA_TX_PK_RDY);
  1311. usba_ep_writel(ep, CTL_DIS,
  1312. USBA_TX_PK_RDY);
  1313. list_del_init(&req->queue);
  1314. submit_next_request(ep);
  1315. request_complete(ep, req, 0);
  1316. } else {
  1317. if (req->submitted)
  1318. next_fifo_transaction(ep, req);
  1319. else
  1320. submit_request(ep, req);
  1321. if (req->last_transaction) {
  1322. list_del_init(&req->queue);
  1323. submit_next_request(ep);
  1324. request_complete(ep, req, 0);
  1325. }
  1326. }
  1327. epstatus = usba_ep_readl(ep, STA);
  1328. epctrl = usba_ep_readl(ep, CTL);
  1329. }
  1330. if ((epstatus & epctrl) & USBA_RX_BK_RDY) {
  1331. DBG(DBG_BUS, "%s: RX data ready\n", ep->ep.name);
  1332. receive_data(ep);
  1333. usba_ep_writel(ep, CLR_STA, USBA_RX_BK_RDY);
  1334. }
  1335. }
  1336. static void usba_dma_irq(struct usba_udc *udc, struct usba_ep *ep)
  1337. {
  1338. struct usba_request *req;
  1339. u32 status, control, pending;
  1340. status = usba_dma_readl(ep, STATUS);
  1341. control = usba_dma_readl(ep, CONTROL);
  1342. #ifdef CONFIG_USB_GADGET_DEBUG_FS
  1343. ep->last_dma_status = status;
  1344. #endif
  1345. pending = status & control;
  1346. DBG(DBG_INT | DBG_DMA, "dma irq, s/%#08x, c/%#08x\n", status, control);
  1347. if (status & USBA_DMA_CH_EN) {
  1348. dev_err(&udc->pdev->dev,
  1349. "DMA_CH_EN is set after transfer is finished!\n");
  1350. dev_err(&udc->pdev->dev,
  1351. "status=%#08x, pending=%#08x, control=%#08x\n",
  1352. status, pending, control);
  1353. /*
  1354. * try to pretend nothing happened. We might have to
  1355. * do something here...
  1356. */
  1357. }
  1358. if (list_empty(&ep->queue))
  1359. /* Might happen if a reset comes along at the right moment */
  1360. return;
  1361. if (pending & (USBA_DMA_END_TR_ST | USBA_DMA_END_BUF_ST)) {
  1362. req = list_entry(ep->queue.next, struct usba_request, queue);
  1363. usba_update_req(ep, req, status);
  1364. list_del_init(&req->queue);
  1365. submit_next_request(ep);
  1366. request_complete(ep, req, 0);
  1367. }
  1368. }
  1369. static irqreturn_t usba_udc_irq(int irq, void *devid)
  1370. {
  1371. struct usba_udc *udc = devid;
  1372. u32 status;
  1373. u32 dma_status;
  1374. u32 ep_status;
  1375. spin_lock(&udc->lock);
  1376. status = usba_readl(udc, INT_STA);
  1377. DBG(DBG_INT, "irq, status=%#08x\n", status);
  1378. if (status & USBA_DET_SUSPEND) {
  1379. toggle_bias(0);
  1380. usba_writel(udc, INT_CLR, USBA_DET_SUSPEND);
  1381. DBG(DBG_BUS, "Suspend detected\n");
  1382. if (udc->gadget.speed != USB_SPEED_UNKNOWN
  1383. && udc->driver && udc->driver->suspend) {
  1384. spin_unlock(&udc->lock);
  1385. udc->driver->suspend(&udc->gadget);
  1386. spin_lock(&udc->lock);
  1387. }
  1388. }
  1389. if (status & USBA_WAKE_UP) {
  1390. toggle_bias(1);
  1391. usba_writel(udc, INT_CLR, USBA_WAKE_UP);
  1392. DBG(DBG_BUS, "Wake Up CPU detected\n");
  1393. }
  1394. if (status & USBA_END_OF_RESUME) {
  1395. usba_writel(udc, INT_CLR, USBA_END_OF_RESUME);
  1396. DBG(DBG_BUS, "Resume detected\n");
  1397. if (udc->gadget.speed != USB_SPEED_UNKNOWN
  1398. && udc->driver && udc->driver->resume) {
  1399. spin_unlock(&udc->lock);
  1400. udc->driver->resume(&udc->gadget);
  1401. spin_lock(&udc->lock);
  1402. }
  1403. }
  1404. dma_status = USBA_BFEXT(DMA_INT, status);
  1405. if (dma_status) {
  1406. int i;
  1407. for (i = 1; i < USBA_NR_ENDPOINTS; i++)
  1408. if (dma_status & (1 << i))
  1409. usba_dma_irq(udc, &usba_ep[i]);
  1410. }
  1411. ep_status = USBA_BFEXT(EPT_INT, status);
  1412. if (ep_status) {
  1413. int i;
  1414. for (i = 0; i < USBA_NR_ENDPOINTS; i++)
  1415. if (ep_status & (1 << i)) {
  1416. if (ep_is_control(&usba_ep[i]))
  1417. usba_control_irq(udc, &usba_ep[i]);
  1418. else
  1419. usba_ep_irq(udc, &usba_ep[i]);
  1420. }
  1421. }
  1422. if (status & USBA_END_OF_RESET) {
  1423. struct usba_ep *ep0;
  1424. usba_writel(udc, INT_CLR, USBA_END_OF_RESET);
  1425. reset_all_endpoints(udc);
  1426. if (udc->gadget.speed != USB_SPEED_UNKNOWN
  1427. && udc->driver->disconnect) {
  1428. udc->gadget.speed = USB_SPEED_UNKNOWN;
  1429. spin_unlock(&udc->lock);
  1430. udc->driver->disconnect(&udc->gadget);
  1431. spin_lock(&udc->lock);
  1432. }
  1433. if (status & USBA_HIGH_SPEED) {
  1434. DBG(DBG_BUS, "High-speed bus reset detected\n");
  1435. udc->gadget.speed = USB_SPEED_HIGH;
  1436. } else {
  1437. DBG(DBG_BUS, "Full-speed bus reset detected\n");
  1438. udc->gadget.speed = USB_SPEED_FULL;
  1439. }
  1440. ep0 = &usba_ep[0];
  1441. ep0->desc = &usba_ep0_desc;
  1442. ep0->state = WAIT_FOR_SETUP;
  1443. usba_ep_writel(ep0, CFG,
  1444. (USBA_BF(EPT_SIZE, EP0_EPT_SIZE)
  1445. | USBA_BF(EPT_TYPE, USBA_EPT_TYPE_CONTROL)
  1446. | USBA_BF(BK_NUMBER, USBA_BK_NUMBER_ONE)));
  1447. usba_ep_writel(ep0, CTL_ENB,
  1448. USBA_EPT_ENABLE | USBA_RX_SETUP);
  1449. usba_writel(udc, INT_ENB,
  1450. (usba_readl(udc, INT_ENB)
  1451. | USBA_BF(EPT_INT, 1)
  1452. | USBA_DET_SUSPEND
  1453. | USBA_END_OF_RESUME));
  1454. /*
  1455. * Unclear why we hit this irregularly, e.g. in usbtest,
  1456. * but it's clearly harmless...
  1457. */
  1458. if (!(usba_ep_readl(ep0, CFG) & USBA_EPT_MAPPED))
  1459. dev_dbg(&udc->pdev->dev,
  1460. "ODD: EP0 configuration is invalid!\n");
  1461. }
  1462. spin_unlock(&udc->lock);
  1463. return IRQ_HANDLED;
  1464. }
  1465. static irqreturn_t usba_vbus_irq(int irq, void *devid)
  1466. {
  1467. struct usba_udc *udc = devid;
  1468. int vbus;
  1469. /* debounce */
  1470. udelay(10);
  1471. spin_lock(&udc->lock);
  1472. /* May happen if Vbus pin toggles during probe() */
  1473. if (!udc->driver)
  1474. goto out;
  1475. vbus = vbus_is_present(udc);
  1476. if (vbus != udc->vbus_prev) {
  1477. if (vbus) {
  1478. toggle_bias(1);
  1479. usba_writel(udc, CTRL, USBA_ENABLE_MASK);
  1480. usba_writel(udc, INT_ENB, USBA_END_OF_RESET);
  1481. } else {
  1482. udc->gadget.speed = USB_SPEED_UNKNOWN;
  1483. reset_all_endpoints(udc);
  1484. toggle_bias(0);
  1485. usba_writel(udc, CTRL, USBA_DISABLE_MASK);
  1486. if (udc->driver->disconnect) {
  1487. spin_unlock(&udc->lock);
  1488. udc->driver->disconnect(&udc->gadget);
  1489. spin_lock(&udc->lock);
  1490. }
  1491. }
  1492. udc->vbus_prev = vbus;
  1493. }
  1494. out:
  1495. spin_unlock(&udc->lock);
  1496. return IRQ_HANDLED;
  1497. }
  1498. static int atmel_usba_start(struct usb_gadget_driver *driver,
  1499. int (*bind)(struct usb_gadget *))
  1500. {
  1501. struct usba_udc *udc = &the_udc;
  1502. unsigned long flags;
  1503. int ret;
  1504. if (!udc->pdev)
  1505. return -ENODEV;
  1506. spin_lock_irqsave(&udc->lock, flags);
  1507. if (udc->driver) {
  1508. spin_unlock_irqrestore(&udc->lock, flags);
  1509. return -EBUSY;
  1510. }
  1511. udc->devstatus = 1 << USB_DEVICE_SELF_POWERED;
  1512. udc->driver = driver;
  1513. udc->gadget.dev.driver = &driver->driver;
  1514. spin_unlock_irqrestore(&udc->lock, flags);
  1515. clk_enable(udc->pclk);
  1516. clk_enable(udc->hclk);
  1517. ret = bind(&udc->gadget);
  1518. if (ret) {
  1519. DBG(DBG_ERR, "Could not bind to driver %s: error %d\n",
  1520. driver->driver.name, ret);
  1521. goto err_driver_bind;
  1522. }
  1523. DBG(DBG_GADGET, "registered driver `%s'\n", driver->driver.name);
  1524. udc->vbus_prev = 0;
  1525. if (gpio_is_valid(udc->vbus_pin))
  1526. enable_irq(gpio_to_irq(udc->vbus_pin));
  1527. /* If Vbus is present, enable the controller and wait for reset */
  1528. spin_lock_irqsave(&udc->lock, flags);
  1529. if (vbus_is_present(udc) && udc->vbus_prev == 0) {
  1530. toggle_bias(1);
  1531. usba_writel(udc, CTRL, USBA_ENABLE_MASK);
  1532. usba_writel(udc, INT_ENB, USBA_END_OF_RESET);
  1533. }
  1534. spin_unlock_irqrestore(&udc->lock, flags);
  1535. return 0;
  1536. err_driver_bind:
  1537. udc->driver = NULL;
  1538. udc->gadget.dev.driver = NULL;
  1539. return ret;
  1540. }
  1541. static int atmel_usba_stop(struct usb_gadget_driver *driver)
  1542. {
  1543. struct usba_udc *udc = &the_udc;
  1544. unsigned long flags;
  1545. if (!udc->pdev)
  1546. return -ENODEV;
  1547. if (driver != udc->driver || !driver->unbind)
  1548. return -EINVAL;
  1549. if (gpio_is_valid(udc->vbus_pin))
  1550. disable_irq(gpio_to_irq(udc->vbus_pin));
  1551. spin_lock_irqsave(&udc->lock, flags);
  1552. udc->gadget.speed = USB_SPEED_UNKNOWN;
  1553. reset_all_endpoints(udc);
  1554. spin_unlock_irqrestore(&udc->lock, flags);
  1555. /* This will also disable the DP pullup */
  1556. toggle_bias(0);
  1557. usba_writel(udc, CTRL, USBA_DISABLE_MASK);
  1558. if (udc->driver->disconnect)
  1559. udc->driver->disconnect(&udc->gadget);
  1560. driver->unbind(&udc->gadget);
  1561. udc->gadget.dev.driver = NULL;
  1562. udc->driver = NULL;
  1563. clk_disable(udc->hclk);
  1564. clk_disable(udc->pclk);
  1565. DBG(DBG_GADGET, "unregistered driver `%s'\n", driver->driver.name);
  1566. return 0;
  1567. }
  1568. static int __init usba_udc_probe(struct platform_device *pdev)
  1569. {
  1570. struct usba_platform_data *pdata = pdev->dev.platform_data;
  1571. struct resource *regs, *fifo;
  1572. struct clk *pclk, *hclk;
  1573. struct usba_udc *udc = &the_udc;
  1574. int irq, ret, i;
  1575. regs = platform_get_resource(pdev, IORESOURCE_MEM, CTRL_IOMEM_ID);
  1576. fifo = platform_get_resource(pdev, IORESOURCE_MEM, FIFO_IOMEM_ID);
  1577. if (!regs || !fifo || !pdata)
  1578. return -ENXIO;
  1579. irq = platform_get_irq(pdev, 0);
  1580. if (irq < 0)
  1581. return irq;
  1582. pclk = clk_get(&pdev->dev, "pclk");
  1583. if (IS_ERR(pclk))
  1584. return PTR_ERR(pclk);
  1585. hclk = clk_get(&pdev->dev, "hclk");
  1586. if (IS_ERR(hclk)) {
  1587. ret = PTR_ERR(hclk);
  1588. goto err_get_hclk;
  1589. }
  1590. spin_lock_init(&udc->lock);
  1591. udc->pdev = pdev;
  1592. udc->pclk = pclk;
  1593. udc->hclk = hclk;
  1594. udc->vbus_pin = -ENODEV;
  1595. ret = -ENOMEM;
  1596. udc->regs = ioremap(regs->start, resource_size(regs));
  1597. if (!udc->regs) {
  1598. dev_err(&pdev->dev, "Unable to map I/O memory, aborting.\n");
  1599. goto err_map_regs;
  1600. }
  1601. dev_info(&pdev->dev, "MMIO registers at 0x%08lx mapped at %p\n",
  1602. (unsigned long)regs->start, udc->regs);
  1603. udc->fifo = ioremap(fifo->start, resource_size(fifo));
  1604. if (!udc->fifo) {
  1605. dev_err(&pdev->dev, "Unable to map FIFO, aborting.\n");
  1606. goto err_map_fifo;
  1607. }
  1608. dev_info(&pdev->dev, "FIFO at 0x%08lx mapped at %p\n",
  1609. (unsigned long)fifo->start, udc->fifo);
  1610. device_initialize(&udc->gadget.dev);
  1611. udc->gadget.dev.parent = &pdev->dev;
  1612. udc->gadget.dev.dma_mask = pdev->dev.dma_mask;
  1613. platform_set_drvdata(pdev, udc);
  1614. /* Make sure we start from a clean slate */
  1615. clk_enable(pclk);
  1616. toggle_bias(0);
  1617. usba_writel(udc, CTRL, USBA_DISABLE_MASK);
  1618. clk_disable(pclk);
  1619. usba_ep = kzalloc(sizeof(struct usba_ep) * pdata->num_ep,
  1620. GFP_KERNEL);
  1621. if (!usba_ep)
  1622. goto err_alloc_ep;
  1623. the_udc.gadget.ep0 = &usba_ep[0].ep;
  1624. INIT_LIST_HEAD(&usba_ep[0].ep.ep_list);
  1625. usba_ep[0].ep_regs = udc->regs + USBA_EPT_BASE(0);
  1626. usba_ep[0].dma_regs = udc->regs + USBA_DMA_BASE(0);
  1627. usba_ep[0].fifo = udc->fifo + USBA_FIFO_BASE(0);
  1628. usba_ep[0].ep.ops = &usba_ep_ops;
  1629. usba_ep[0].ep.name = pdata->ep[0].name;
  1630. usba_ep[0].ep.maxpacket = pdata->ep[0].fifo_size;
  1631. usba_ep[0].udc = &the_udc;
  1632. INIT_LIST_HEAD(&usba_ep[0].queue);
  1633. usba_ep[0].fifo_size = pdata->ep[0].fifo_size;
  1634. usba_ep[0].nr_banks = pdata->ep[0].nr_banks;
  1635. usba_ep[0].index = pdata->ep[0].index;
  1636. usba_ep[0].can_dma = pdata->ep[0].can_dma;
  1637. usba_ep[0].can_isoc = pdata->ep[0].can_isoc;
  1638. for (i = 1; i < pdata->num_ep; i++) {
  1639. struct usba_ep *ep = &usba_ep[i];
  1640. ep->ep_regs = udc->regs + USBA_EPT_BASE(i);
  1641. ep->dma_regs = udc->regs + USBA_DMA_BASE(i);
  1642. ep->fifo = udc->fifo + USBA_FIFO_BASE(i);
  1643. ep->ep.ops = &usba_ep_ops;
  1644. ep->ep.name = pdata->ep[i].name;
  1645. ep->ep.maxpacket = pdata->ep[i].fifo_size;
  1646. ep->udc = &the_udc;
  1647. INIT_LIST_HEAD(&ep->queue);
  1648. ep->fifo_size = pdata->ep[i].fifo_size;
  1649. ep->nr_banks = pdata->ep[i].nr_banks;
  1650. ep->index = pdata->ep[i].index;
  1651. ep->can_dma = pdata->ep[i].can_dma;
  1652. ep->can_isoc = pdata->ep[i].can_isoc;
  1653. list_add_tail(&ep->ep.ep_list, &udc->gadget.ep_list);
  1654. }
  1655. ret = request_irq(irq, usba_udc_irq, 0, "atmel_usba_udc", udc);
  1656. if (ret) {
  1657. dev_err(&pdev->dev, "Cannot request irq %d (error %d)\n",
  1658. irq, ret);
  1659. goto err_request_irq;
  1660. }
  1661. udc->irq = irq;
  1662. ret = device_add(&udc->gadget.dev);
  1663. if (ret) {
  1664. dev_dbg(&pdev->dev, "Could not add gadget: %d\n", ret);
  1665. goto err_device_add;
  1666. }
  1667. if (gpio_is_valid(pdata->vbus_pin)) {
  1668. if (!gpio_request(pdata->vbus_pin, "atmel_usba_udc")) {
  1669. udc->vbus_pin = pdata->vbus_pin;
  1670. udc->vbus_pin_inverted = pdata->vbus_pin_inverted;
  1671. ret = request_irq(gpio_to_irq(udc->vbus_pin),
  1672. usba_vbus_irq, 0,
  1673. "atmel_usba_udc", udc);
  1674. if (ret) {
  1675. gpio_free(udc->vbus_pin);
  1676. udc->vbus_pin = -ENODEV;
  1677. dev_warn(&udc->pdev->dev,
  1678. "failed to request vbus irq; "
  1679. "assuming always on\n");
  1680. } else {
  1681. disable_irq(gpio_to_irq(udc->vbus_pin));
  1682. }
  1683. } else {
  1684. /* gpio_request fail so use -EINVAL for gpio_is_valid */
  1685. udc->vbus_pin = -EINVAL;
  1686. }
  1687. }
  1688. ret = usb_add_gadget_udc(&pdev->dev, &udc->gadget);
  1689. if (ret)
  1690. goto err_add_udc;
  1691. usba_init_debugfs(udc);
  1692. for (i = 1; i < pdata->num_ep; i++)
  1693. usba_ep_init_debugfs(udc, &usba_ep[i]);
  1694. return 0;
  1695. err_add_udc:
  1696. if (gpio_is_valid(pdata->vbus_pin)) {
  1697. free_irq(gpio_to_irq(udc->vbus_pin), udc);
  1698. gpio_free(udc->vbus_pin);
  1699. }
  1700. device_unregister(&udc->gadget.dev);
  1701. err_device_add:
  1702. free_irq(irq, udc);
  1703. err_request_irq:
  1704. kfree(usba_ep);
  1705. err_alloc_ep:
  1706. iounmap(udc->fifo);
  1707. err_map_fifo:
  1708. iounmap(udc->regs);
  1709. err_map_regs:
  1710. clk_put(hclk);
  1711. err_get_hclk:
  1712. clk_put(pclk);
  1713. platform_set_drvdata(pdev, NULL);
  1714. return ret;
  1715. }
  1716. static int __exit usba_udc_remove(struct platform_device *pdev)
  1717. {
  1718. struct usba_udc *udc;
  1719. int i;
  1720. struct usba_platform_data *pdata = pdev->dev.platform_data;
  1721. udc = platform_get_drvdata(pdev);
  1722. usb_del_gadget_udc(&udc->gadget);
  1723. for (i = 1; i < pdata->num_ep; i++)
  1724. usba_ep_cleanup_debugfs(&usba_ep[i]);
  1725. usba_cleanup_debugfs(udc);
  1726. if (gpio_is_valid(udc->vbus_pin)) {
  1727. free_irq(gpio_to_irq(udc->vbus_pin), udc);
  1728. gpio_free(udc->vbus_pin);
  1729. }
  1730. free_irq(udc->irq, udc);
  1731. kfree(usba_ep);
  1732. iounmap(udc->fifo);
  1733. iounmap(udc->regs);
  1734. clk_put(udc->hclk);
  1735. clk_put(udc->pclk);
  1736. device_unregister(&udc->gadget.dev);
  1737. return 0;
  1738. }
  1739. static struct platform_driver udc_driver = {
  1740. .remove = __exit_p(usba_udc_remove),
  1741. .driver = {
  1742. .name = "atmel_usba_udc",
  1743. .owner = THIS_MODULE,
  1744. },
  1745. };
  1746. static int __init udc_init(void)
  1747. {
  1748. return platform_driver_probe(&udc_driver, usba_udc_probe);
  1749. }
  1750. module_init(udc_init);
  1751. static void __exit udc_exit(void)
  1752. {
  1753. platform_driver_unregister(&udc_driver);
  1754. }
  1755. module_exit(udc_exit);
  1756. MODULE_DESCRIPTION("Atmel USBA UDC driver");
  1757. MODULE_AUTHOR("Haavard Skinnemoen (Atmel)");
  1758. MODULE_LICENSE("GPL");
  1759. MODULE_ALIAS("platform:atmel_usba_udc");