qla_isr.c 67 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571
  1. /*
  2. * QLogic Fibre Channel HBA Driver
  3. * Copyright (c) 2003-2011 QLogic Corporation
  4. *
  5. * See LICENSE.qla2xxx for copyright and licensing details.
  6. */
  7. #include "qla_def.h"
  8. #include <linux/delay.h>
  9. #include <linux/slab.h>
  10. #include <scsi/scsi_tcq.h>
  11. #include <scsi/scsi_bsg_fc.h>
  12. #include <scsi/scsi_eh.h>
  13. static void qla2x00_mbx_completion(scsi_qla_host_t *, uint16_t);
  14. static void qla2x00_process_completed_request(struct scsi_qla_host *,
  15. struct req_que *, uint32_t);
  16. static void qla2x00_status_entry(scsi_qla_host_t *, struct rsp_que *, void *);
  17. static void qla2x00_status_cont_entry(struct rsp_que *, sts_cont_entry_t *);
  18. static void qla2x00_error_entry(scsi_qla_host_t *, struct rsp_que *,
  19. sts_entry_t *);
  20. /**
  21. * qla2100_intr_handler() - Process interrupts for the ISP2100 and ISP2200.
  22. * @irq:
  23. * @dev_id: SCSI driver HA context
  24. *
  25. * Called by system whenever the host adapter generates an interrupt.
  26. *
  27. * Returns handled flag.
  28. */
  29. irqreturn_t
  30. qla2100_intr_handler(int irq, void *dev_id)
  31. {
  32. scsi_qla_host_t *vha;
  33. struct qla_hw_data *ha;
  34. struct device_reg_2xxx __iomem *reg;
  35. int status;
  36. unsigned long iter;
  37. uint16_t hccr;
  38. uint16_t mb[4];
  39. struct rsp_que *rsp;
  40. unsigned long flags;
  41. rsp = (struct rsp_que *) dev_id;
  42. if (!rsp) {
  43. printk(KERN_INFO
  44. "%s(): NULL response queue pointer.\n", __func__);
  45. return (IRQ_NONE);
  46. }
  47. ha = rsp->hw;
  48. reg = &ha->iobase->isp;
  49. status = 0;
  50. spin_lock_irqsave(&ha->hardware_lock, flags);
  51. vha = pci_get_drvdata(ha->pdev);
  52. for (iter = 50; iter--; ) {
  53. hccr = RD_REG_WORD(&reg->hccr);
  54. if (hccr & HCCR_RISC_PAUSE) {
  55. if (pci_channel_offline(ha->pdev))
  56. break;
  57. /*
  58. * Issue a "HARD" reset in order for the RISC interrupt
  59. * bit to be cleared. Schedule a big hammer to get
  60. * out of the RISC PAUSED state.
  61. */
  62. WRT_REG_WORD(&reg->hccr, HCCR_RESET_RISC);
  63. RD_REG_WORD(&reg->hccr);
  64. ha->isp_ops->fw_dump(vha, 1);
  65. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  66. break;
  67. } else if ((RD_REG_WORD(&reg->istatus) & ISR_RISC_INT) == 0)
  68. break;
  69. if (RD_REG_WORD(&reg->semaphore) & BIT_0) {
  70. WRT_REG_WORD(&reg->hccr, HCCR_CLR_RISC_INT);
  71. RD_REG_WORD(&reg->hccr);
  72. /* Get mailbox data. */
  73. mb[0] = RD_MAILBOX_REG(ha, reg, 0);
  74. if (mb[0] > 0x3fff && mb[0] < 0x8000) {
  75. qla2x00_mbx_completion(vha, mb[0]);
  76. status |= MBX_INTERRUPT;
  77. } else if (mb[0] > 0x7fff && mb[0] < 0xc000) {
  78. mb[1] = RD_MAILBOX_REG(ha, reg, 1);
  79. mb[2] = RD_MAILBOX_REG(ha, reg, 2);
  80. mb[3] = RD_MAILBOX_REG(ha, reg, 3);
  81. qla2x00_async_event(vha, rsp, mb);
  82. } else {
  83. /*EMPTY*/
  84. ql_dbg(ql_dbg_async, vha, 0x5025,
  85. "Unrecognized interrupt type (%d).\n",
  86. mb[0]);
  87. }
  88. /* Release mailbox registers. */
  89. WRT_REG_WORD(&reg->semaphore, 0);
  90. RD_REG_WORD(&reg->semaphore);
  91. } else {
  92. qla2x00_process_response_queue(rsp);
  93. WRT_REG_WORD(&reg->hccr, HCCR_CLR_RISC_INT);
  94. RD_REG_WORD(&reg->hccr);
  95. }
  96. }
  97. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  98. if (test_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags) &&
  99. (status & MBX_INTERRUPT) && ha->flags.mbox_int) {
  100. set_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags);
  101. complete(&ha->mbx_intr_comp);
  102. }
  103. return (IRQ_HANDLED);
  104. }
  105. /**
  106. * qla2300_intr_handler() - Process interrupts for the ISP23xx and ISP63xx.
  107. * @irq:
  108. * @dev_id: SCSI driver HA context
  109. *
  110. * Called by system whenever the host adapter generates an interrupt.
  111. *
  112. * Returns handled flag.
  113. */
  114. irqreturn_t
  115. qla2300_intr_handler(int irq, void *dev_id)
  116. {
  117. scsi_qla_host_t *vha;
  118. struct device_reg_2xxx __iomem *reg;
  119. int status;
  120. unsigned long iter;
  121. uint32_t stat;
  122. uint16_t hccr;
  123. uint16_t mb[4];
  124. struct rsp_que *rsp;
  125. struct qla_hw_data *ha;
  126. unsigned long flags;
  127. rsp = (struct rsp_que *) dev_id;
  128. if (!rsp) {
  129. printk(KERN_INFO
  130. "%s(): NULL response queue pointer.\n", __func__);
  131. return (IRQ_NONE);
  132. }
  133. ha = rsp->hw;
  134. reg = &ha->iobase->isp;
  135. status = 0;
  136. spin_lock_irqsave(&ha->hardware_lock, flags);
  137. vha = pci_get_drvdata(ha->pdev);
  138. for (iter = 50; iter--; ) {
  139. stat = RD_REG_DWORD(&reg->u.isp2300.host_status);
  140. if (stat & HSR_RISC_PAUSED) {
  141. if (unlikely(pci_channel_offline(ha->pdev)))
  142. break;
  143. hccr = RD_REG_WORD(&reg->hccr);
  144. if (hccr & (BIT_15 | BIT_13 | BIT_11 | BIT_8))
  145. ql_log(ql_log_warn, vha, 0x5026,
  146. "Parity error -- HCCR=%x, Dumping "
  147. "firmware.\n", hccr);
  148. else
  149. ql_log(ql_log_warn, vha, 0x5027,
  150. "RISC paused -- HCCR=%x, Dumping "
  151. "firmware.\n", hccr);
  152. /*
  153. * Issue a "HARD" reset in order for the RISC
  154. * interrupt bit to be cleared. Schedule a big
  155. * hammer to get out of the RISC PAUSED state.
  156. */
  157. WRT_REG_WORD(&reg->hccr, HCCR_RESET_RISC);
  158. RD_REG_WORD(&reg->hccr);
  159. ha->isp_ops->fw_dump(vha, 1);
  160. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  161. break;
  162. } else if ((stat & HSR_RISC_INT) == 0)
  163. break;
  164. switch (stat & 0xff) {
  165. case 0x1:
  166. case 0x2:
  167. case 0x10:
  168. case 0x11:
  169. qla2x00_mbx_completion(vha, MSW(stat));
  170. status |= MBX_INTERRUPT;
  171. /* Release mailbox registers. */
  172. WRT_REG_WORD(&reg->semaphore, 0);
  173. break;
  174. case 0x12:
  175. mb[0] = MSW(stat);
  176. mb[1] = RD_MAILBOX_REG(ha, reg, 1);
  177. mb[2] = RD_MAILBOX_REG(ha, reg, 2);
  178. mb[3] = RD_MAILBOX_REG(ha, reg, 3);
  179. qla2x00_async_event(vha, rsp, mb);
  180. break;
  181. case 0x13:
  182. qla2x00_process_response_queue(rsp);
  183. break;
  184. case 0x15:
  185. mb[0] = MBA_CMPLT_1_16BIT;
  186. mb[1] = MSW(stat);
  187. qla2x00_async_event(vha, rsp, mb);
  188. break;
  189. case 0x16:
  190. mb[0] = MBA_SCSI_COMPLETION;
  191. mb[1] = MSW(stat);
  192. mb[2] = RD_MAILBOX_REG(ha, reg, 2);
  193. qla2x00_async_event(vha, rsp, mb);
  194. break;
  195. default:
  196. ql_dbg(ql_dbg_async, vha, 0x5028,
  197. "Unrecognized interrupt type (%d).\n", stat & 0xff);
  198. break;
  199. }
  200. WRT_REG_WORD(&reg->hccr, HCCR_CLR_RISC_INT);
  201. RD_REG_WORD_RELAXED(&reg->hccr);
  202. }
  203. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  204. if (test_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags) &&
  205. (status & MBX_INTERRUPT) && ha->flags.mbox_int) {
  206. set_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags);
  207. complete(&ha->mbx_intr_comp);
  208. }
  209. return (IRQ_HANDLED);
  210. }
  211. /**
  212. * qla2x00_mbx_completion() - Process mailbox command completions.
  213. * @ha: SCSI driver HA context
  214. * @mb0: Mailbox0 register
  215. */
  216. static void
  217. qla2x00_mbx_completion(scsi_qla_host_t *vha, uint16_t mb0)
  218. {
  219. uint16_t cnt;
  220. uint16_t __iomem *wptr;
  221. struct qla_hw_data *ha = vha->hw;
  222. struct device_reg_2xxx __iomem *reg = &ha->iobase->isp;
  223. /* Load return mailbox registers. */
  224. ha->flags.mbox_int = 1;
  225. ha->mailbox_out[0] = mb0;
  226. wptr = (uint16_t __iomem *)MAILBOX_REG(ha, reg, 1);
  227. for (cnt = 1; cnt < ha->mbx_count; cnt++) {
  228. if (IS_QLA2200(ha) && cnt == 8)
  229. wptr = (uint16_t __iomem *)MAILBOX_REG(ha, reg, 8);
  230. if (cnt == 4 || cnt == 5)
  231. ha->mailbox_out[cnt] = qla2x00_debounce_register(wptr);
  232. else
  233. ha->mailbox_out[cnt] = RD_REG_WORD(wptr);
  234. wptr++;
  235. }
  236. if (ha->mcp) {
  237. ql_dbg(ql_dbg_async, vha, 0x5000,
  238. "Got mbx completion. cmd=%x.\n", ha->mcp->mb[0]);
  239. } else {
  240. ql_dbg(ql_dbg_async, vha, 0x5001,
  241. "MBX pointer ERROR.\n");
  242. }
  243. }
  244. static void
  245. qla81xx_idc_event(scsi_qla_host_t *vha, uint16_t aen, uint16_t descr)
  246. {
  247. static char *event[] =
  248. { "Complete", "Request Notification", "Time Extension" };
  249. int rval;
  250. struct device_reg_24xx __iomem *reg24 = &vha->hw->iobase->isp24;
  251. uint16_t __iomem *wptr;
  252. uint16_t cnt, timeout, mb[QLA_IDC_ACK_REGS];
  253. /* Seed data -- mailbox1 -> mailbox7. */
  254. wptr = (uint16_t __iomem *)&reg24->mailbox1;
  255. for (cnt = 0; cnt < QLA_IDC_ACK_REGS; cnt++, wptr++)
  256. mb[cnt] = RD_REG_WORD(wptr);
  257. ql_dbg(ql_dbg_async, vha, 0x5021,
  258. "Inter-Driver Commucation %s -- "
  259. "%04x %04x %04x %04x %04x %04x %04x.\n",
  260. event[aen & 0xff], mb[0], mb[1], mb[2], mb[3],
  261. mb[4], mb[5], mb[6]);
  262. /* Acknowledgement needed? [Notify && non-zero timeout]. */
  263. timeout = (descr >> 8) & 0xf;
  264. if (aen != MBA_IDC_NOTIFY || !timeout)
  265. return;
  266. ql_dbg(ql_dbg_async, vha, 0x5022,
  267. "Inter-Driver Commucation %s -- ACK timeout=%d.\n",
  268. vha->host_no, event[aen & 0xff], timeout);
  269. rval = qla2x00_post_idc_ack_work(vha, mb);
  270. if (rval != QLA_SUCCESS)
  271. ql_log(ql_log_warn, vha, 0x5023,
  272. "IDC failed to post ACK.\n");
  273. }
  274. /**
  275. * qla2x00_async_event() - Process aynchronous events.
  276. * @ha: SCSI driver HA context
  277. * @mb: Mailbox registers (0 - 3)
  278. */
  279. void
  280. qla2x00_async_event(scsi_qla_host_t *vha, struct rsp_que *rsp, uint16_t *mb)
  281. {
  282. #define LS_UNKNOWN 2
  283. static char *link_speeds[] = { "1", "2", "?", "4", "8", "10" };
  284. char *link_speed;
  285. uint16_t handle_cnt;
  286. uint16_t cnt, mbx;
  287. uint32_t handles[5];
  288. struct qla_hw_data *ha = vha->hw;
  289. struct device_reg_2xxx __iomem *reg = &ha->iobase->isp;
  290. struct device_reg_24xx __iomem *reg24 = &ha->iobase->isp24;
  291. struct device_reg_82xx __iomem *reg82 = &ha->iobase->isp82;
  292. uint32_t rscn_entry, host_pid;
  293. uint8_t rscn_queue_index;
  294. unsigned long flags;
  295. /* Setup to process RIO completion. */
  296. handle_cnt = 0;
  297. if (IS_QLA8XXX_TYPE(ha))
  298. goto skip_rio;
  299. switch (mb[0]) {
  300. case MBA_SCSI_COMPLETION:
  301. handles[0] = le32_to_cpu((uint32_t)((mb[2] << 16) | mb[1]));
  302. handle_cnt = 1;
  303. break;
  304. case MBA_CMPLT_1_16BIT:
  305. handles[0] = mb[1];
  306. handle_cnt = 1;
  307. mb[0] = MBA_SCSI_COMPLETION;
  308. break;
  309. case MBA_CMPLT_2_16BIT:
  310. handles[0] = mb[1];
  311. handles[1] = mb[2];
  312. handle_cnt = 2;
  313. mb[0] = MBA_SCSI_COMPLETION;
  314. break;
  315. case MBA_CMPLT_3_16BIT:
  316. handles[0] = mb[1];
  317. handles[1] = mb[2];
  318. handles[2] = mb[3];
  319. handle_cnt = 3;
  320. mb[0] = MBA_SCSI_COMPLETION;
  321. break;
  322. case MBA_CMPLT_4_16BIT:
  323. handles[0] = mb[1];
  324. handles[1] = mb[2];
  325. handles[2] = mb[3];
  326. handles[3] = (uint32_t)RD_MAILBOX_REG(ha, reg, 6);
  327. handle_cnt = 4;
  328. mb[0] = MBA_SCSI_COMPLETION;
  329. break;
  330. case MBA_CMPLT_5_16BIT:
  331. handles[0] = mb[1];
  332. handles[1] = mb[2];
  333. handles[2] = mb[3];
  334. handles[3] = (uint32_t)RD_MAILBOX_REG(ha, reg, 6);
  335. handles[4] = (uint32_t)RD_MAILBOX_REG(ha, reg, 7);
  336. handle_cnt = 5;
  337. mb[0] = MBA_SCSI_COMPLETION;
  338. break;
  339. case MBA_CMPLT_2_32BIT:
  340. handles[0] = le32_to_cpu((uint32_t)((mb[2] << 16) | mb[1]));
  341. handles[1] = le32_to_cpu(
  342. ((uint32_t)(RD_MAILBOX_REG(ha, reg, 7) << 16)) |
  343. RD_MAILBOX_REG(ha, reg, 6));
  344. handle_cnt = 2;
  345. mb[0] = MBA_SCSI_COMPLETION;
  346. break;
  347. default:
  348. break;
  349. }
  350. skip_rio:
  351. switch (mb[0]) {
  352. case MBA_SCSI_COMPLETION: /* Fast Post */
  353. if (!vha->flags.online)
  354. break;
  355. for (cnt = 0; cnt < handle_cnt; cnt++)
  356. qla2x00_process_completed_request(vha, rsp->req,
  357. handles[cnt]);
  358. break;
  359. case MBA_RESET: /* Reset */
  360. ql_dbg(ql_dbg_async, vha, 0x5002,
  361. "Asynchronous RESET.\n");
  362. set_bit(RESET_MARKER_NEEDED, &vha->dpc_flags);
  363. break;
  364. case MBA_SYSTEM_ERR: /* System Error */
  365. mbx = IS_QLA81XX(ha) ? RD_REG_WORD(&reg24->mailbox7) : 0;
  366. ql_log(ql_log_warn, vha, 0x5003,
  367. "ISP System Error - mbx1=%xh mbx2=%xh mbx3=%xh "
  368. "mbx7=%xh.\n", mb[1], mb[2], mb[3], mbx);
  369. ha->isp_ops->fw_dump(vha, 1);
  370. if (IS_FWI2_CAPABLE(ha)) {
  371. if (mb[1] == 0 && mb[2] == 0) {
  372. ql_log(ql_log_fatal, vha, 0x5004,
  373. "Unrecoverable Hardware Error: adapter "
  374. "marked OFFLINE!\n");
  375. vha->flags.online = 0;
  376. } else {
  377. /* Check to see if MPI timeout occurred */
  378. if ((mbx & MBX_3) && (ha->flags.port0))
  379. set_bit(MPI_RESET_NEEDED,
  380. &vha->dpc_flags);
  381. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  382. }
  383. } else if (mb[1] == 0) {
  384. ql_log(ql_log_fatal, vha, 0x5005,
  385. "Unrecoverable Hardware Error: adapter marked "
  386. "OFFLINE!\n");
  387. vha->flags.online = 0;
  388. } else
  389. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  390. break;
  391. case MBA_REQ_TRANSFER_ERR: /* Request Transfer Error */
  392. ql_log(ql_log_warn, vha, 0x5006,
  393. "ISP Request Transfer Error (%x).\n", mb[1]);
  394. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  395. break;
  396. case MBA_RSP_TRANSFER_ERR: /* Response Transfer Error */
  397. ql_log(ql_log_warn, vha, 0x5007,
  398. "ISP Response Transfer Error.\n");
  399. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  400. break;
  401. case MBA_WAKEUP_THRES: /* Request Queue Wake-up */
  402. ql_dbg(ql_dbg_async, vha, 0x5008,
  403. "Asynchronous WAKEUP_THRES.\n");
  404. break;
  405. case MBA_LIP_OCCURRED: /* Loop Initialization Procedure */
  406. ql_log(ql_log_info, vha, 0x5009,
  407. "LIP occurred (%x).\n", mb[1]);
  408. if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
  409. atomic_set(&vha->loop_state, LOOP_DOWN);
  410. atomic_set(&vha->loop_down_timer, LOOP_DOWN_TIME);
  411. qla2x00_mark_all_devices_lost(vha, 1);
  412. }
  413. if (vha->vp_idx) {
  414. atomic_set(&vha->vp_state, VP_FAILED);
  415. fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
  416. }
  417. set_bit(REGISTER_FC4_NEEDED, &vha->dpc_flags);
  418. set_bit(REGISTER_FDMI_NEEDED, &vha->dpc_flags);
  419. vha->flags.management_server_logged_in = 0;
  420. qla2x00_post_aen_work(vha, FCH_EVT_LIP, mb[1]);
  421. break;
  422. case MBA_LOOP_UP: /* Loop Up Event */
  423. if (IS_QLA2100(ha) || IS_QLA2200(ha)) {
  424. link_speed = link_speeds[0];
  425. ha->link_data_rate = PORT_SPEED_1GB;
  426. } else {
  427. link_speed = link_speeds[LS_UNKNOWN];
  428. if (mb[1] < 5)
  429. link_speed = link_speeds[mb[1]];
  430. else if (mb[1] == 0x13)
  431. link_speed = link_speeds[5];
  432. ha->link_data_rate = mb[1];
  433. }
  434. ql_log(ql_log_info, vha, 0x500a,
  435. "LOOP UP detected (%s Gbps).\n", link_speed);
  436. vha->flags.management_server_logged_in = 0;
  437. qla2x00_post_aen_work(vha, FCH_EVT_LINKUP, ha->link_data_rate);
  438. break;
  439. case MBA_LOOP_DOWN: /* Loop Down Event */
  440. mbx = IS_QLA81XX(ha) ? RD_REG_WORD(&reg24->mailbox4) : 0;
  441. mbx = IS_QLA82XX(ha) ? RD_REG_WORD(&reg82->mailbox_out[4]) : mbx;
  442. ql_log(ql_log_info, vha, 0x500b,
  443. "LOOP DOWN detected (%x %x %x %x).\n",
  444. mb[1], mb[2], mb[3], mbx);
  445. if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
  446. atomic_set(&vha->loop_state, LOOP_DOWN);
  447. atomic_set(&vha->loop_down_timer, LOOP_DOWN_TIME);
  448. vha->device_flags |= DFLG_NO_CABLE;
  449. qla2x00_mark_all_devices_lost(vha, 1);
  450. }
  451. if (vha->vp_idx) {
  452. atomic_set(&vha->vp_state, VP_FAILED);
  453. fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
  454. }
  455. vha->flags.management_server_logged_in = 0;
  456. ha->link_data_rate = PORT_SPEED_UNKNOWN;
  457. qla2x00_post_aen_work(vha, FCH_EVT_LINKDOWN, 0);
  458. break;
  459. case MBA_LIP_RESET: /* LIP reset occurred */
  460. ql_log(ql_log_info, vha, 0x500c,
  461. "LIP reset occurred (%x).\n", mb[1]);
  462. if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
  463. atomic_set(&vha->loop_state, LOOP_DOWN);
  464. atomic_set(&vha->loop_down_timer, LOOP_DOWN_TIME);
  465. qla2x00_mark_all_devices_lost(vha, 1);
  466. }
  467. if (vha->vp_idx) {
  468. atomic_set(&vha->vp_state, VP_FAILED);
  469. fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
  470. }
  471. set_bit(RESET_MARKER_NEEDED, &vha->dpc_flags);
  472. ha->operating_mode = LOOP;
  473. vha->flags.management_server_logged_in = 0;
  474. qla2x00_post_aen_work(vha, FCH_EVT_LIPRESET, mb[1]);
  475. break;
  476. /* case MBA_DCBX_COMPLETE: */
  477. case MBA_POINT_TO_POINT: /* Point-to-Point */
  478. if (IS_QLA2100(ha))
  479. break;
  480. if (IS_QLA8XXX_TYPE(ha)) {
  481. ql_dbg(ql_dbg_async, vha, 0x500d,
  482. "DCBX Completed -- %04x %04x %04x.\n",
  483. mb[1], mb[2], mb[3]);
  484. if (ha->notify_dcbx_comp)
  485. complete(&ha->dcbx_comp);
  486. } else
  487. ql_dbg(ql_dbg_async, vha, 0x500e,
  488. "Asynchronous P2P MODE received.\n");
  489. /*
  490. * Until there's a transition from loop down to loop up, treat
  491. * this as loop down only.
  492. */
  493. if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
  494. atomic_set(&vha->loop_state, LOOP_DOWN);
  495. if (!atomic_read(&vha->loop_down_timer))
  496. atomic_set(&vha->loop_down_timer,
  497. LOOP_DOWN_TIME);
  498. qla2x00_mark_all_devices_lost(vha, 1);
  499. }
  500. if (vha->vp_idx) {
  501. atomic_set(&vha->vp_state, VP_FAILED);
  502. fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
  503. }
  504. if (!(test_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags)))
  505. set_bit(RESET_MARKER_NEEDED, &vha->dpc_flags);
  506. set_bit(REGISTER_FC4_NEEDED, &vha->dpc_flags);
  507. set_bit(REGISTER_FDMI_NEEDED, &vha->dpc_flags);
  508. ha->flags.gpsc_supported = 1;
  509. vha->flags.management_server_logged_in = 0;
  510. break;
  511. case MBA_CHG_IN_CONNECTION: /* Change in connection mode */
  512. if (IS_QLA2100(ha))
  513. break;
  514. ql_log(ql_log_info, vha, 0x500f,
  515. "Configuration change detected: value=%x.\n", mb[1]);
  516. if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
  517. atomic_set(&vha->loop_state, LOOP_DOWN);
  518. if (!atomic_read(&vha->loop_down_timer))
  519. atomic_set(&vha->loop_down_timer,
  520. LOOP_DOWN_TIME);
  521. qla2x00_mark_all_devices_lost(vha, 1);
  522. }
  523. if (vha->vp_idx) {
  524. atomic_set(&vha->vp_state, VP_FAILED);
  525. fc_vport_set_state(vha->fc_vport, FC_VPORT_FAILED);
  526. }
  527. set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
  528. set_bit(LOCAL_LOOP_UPDATE, &vha->dpc_flags);
  529. break;
  530. case MBA_PORT_UPDATE: /* Port database update */
  531. /*
  532. * Handle only global and vn-port update events
  533. *
  534. * Relevant inputs:
  535. * mb[1] = N_Port handle of changed port
  536. * OR 0xffff for global event
  537. * mb[2] = New login state
  538. * 7 = Port logged out
  539. * mb[3] = LSB is vp_idx, 0xff = all vps
  540. *
  541. * Skip processing if:
  542. * Event is global, vp_idx is NOT all vps,
  543. * vp_idx does not match
  544. * Event is not global, vp_idx does not match
  545. */
  546. if (IS_QLA2XXX_MIDTYPE(ha) &&
  547. ((mb[1] == 0xffff && (mb[3] & 0xff) != 0xff) ||
  548. (mb[1] != 0xffff)) && vha->vp_idx != (mb[3] & 0xff))
  549. break;
  550. /* Global event -- port logout or port unavailable. */
  551. if (mb[1] == 0xffff && mb[2] == 0x7) {
  552. ql_dbg(ql_dbg_async, vha, 0x5010,
  553. "Port unavailable %04x %04x %04x.\n",
  554. mb[1], mb[2], mb[3]);
  555. if (atomic_read(&vha->loop_state) != LOOP_DOWN) {
  556. atomic_set(&vha->loop_state, LOOP_DOWN);
  557. atomic_set(&vha->loop_down_timer,
  558. LOOP_DOWN_TIME);
  559. vha->device_flags |= DFLG_NO_CABLE;
  560. qla2x00_mark_all_devices_lost(vha, 1);
  561. }
  562. if (vha->vp_idx) {
  563. atomic_set(&vha->vp_state, VP_FAILED);
  564. fc_vport_set_state(vha->fc_vport,
  565. FC_VPORT_FAILED);
  566. qla2x00_mark_all_devices_lost(vha, 1);
  567. }
  568. vha->flags.management_server_logged_in = 0;
  569. ha->link_data_rate = PORT_SPEED_UNKNOWN;
  570. break;
  571. }
  572. /*
  573. * If PORT UPDATE is global (received LIP_OCCURRED/LIP_RESET
  574. * event etc. earlier indicating loop is down) then process
  575. * it. Otherwise ignore it and Wait for RSCN to come in.
  576. */
  577. atomic_set(&vha->loop_down_timer, 0);
  578. if (atomic_read(&vha->loop_state) != LOOP_DOWN &&
  579. atomic_read(&vha->loop_state) != LOOP_DEAD) {
  580. ql_dbg(ql_dbg_async, vha, 0x5011,
  581. "Asynchronous PORT UPDATE ignored %04x/%04x/%04x.\n",
  582. mb[1], mb[2], mb[3]);
  583. break;
  584. }
  585. ql_dbg(ql_dbg_async, vha, 0x5012,
  586. "Port database changed %04x %04x %04x.\n",
  587. mb[1], mb[2], mb[3]);
  588. /*
  589. * Mark all devices as missing so we will login again.
  590. */
  591. atomic_set(&vha->loop_state, LOOP_UP);
  592. qla2x00_mark_all_devices_lost(vha, 1);
  593. vha->flags.rscn_queue_overflow = 1;
  594. set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
  595. set_bit(LOCAL_LOOP_UPDATE, &vha->dpc_flags);
  596. break;
  597. case MBA_RSCN_UPDATE: /* State Change Registration */
  598. /* Check if the Vport has issued a SCR */
  599. if (vha->vp_idx && test_bit(VP_SCR_NEEDED, &vha->vp_flags))
  600. break;
  601. /* Only handle SCNs for our Vport index. */
  602. if (ha->flags.npiv_supported && vha->vp_idx != (mb[3] & 0xff))
  603. break;
  604. ql_dbg(ql_dbg_async, vha, 0x5013,
  605. "RSCN database changed -- %04x %04x %04x.\n",
  606. mb[1], mb[2], mb[3]);
  607. rscn_entry = ((mb[1] & 0xff) << 16) | mb[2];
  608. host_pid = (vha->d_id.b.domain << 16) | (vha->d_id.b.area << 8)
  609. | vha->d_id.b.al_pa;
  610. if (rscn_entry == host_pid) {
  611. ql_dbg(ql_dbg_async, vha, 0x5014,
  612. "Ignoring RSCN update to local host "
  613. "port ID (%06x).\n", host_pid);
  614. break;
  615. }
  616. /* Ignore reserved bits from RSCN-payload. */
  617. rscn_entry = ((mb[1] & 0x3ff) << 16) | mb[2];
  618. rscn_queue_index = vha->rscn_in_ptr + 1;
  619. if (rscn_queue_index == MAX_RSCN_COUNT)
  620. rscn_queue_index = 0;
  621. if (rscn_queue_index != vha->rscn_out_ptr) {
  622. vha->rscn_queue[vha->rscn_in_ptr] = rscn_entry;
  623. vha->rscn_in_ptr = rscn_queue_index;
  624. } else {
  625. vha->flags.rscn_queue_overflow = 1;
  626. }
  627. atomic_set(&vha->loop_state, LOOP_UPDATE);
  628. atomic_set(&vha->loop_down_timer, 0);
  629. vha->flags.management_server_logged_in = 0;
  630. set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
  631. set_bit(RSCN_UPDATE, &vha->dpc_flags);
  632. qla2x00_post_aen_work(vha, FCH_EVT_RSCN, rscn_entry);
  633. break;
  634. /* case MBA_RIO_RESPONSE: */
  635. case MBA_ZIO_RESPONSE:
  636. ql_dbg(ql_dbg_async, vha, 0x5015,
  637. "[R|Z]IO update completion.\n");
  638. if (IS_FWI2_CAPABLE(ha))
  639. qla24xx_process_response_queue(vha, rsp);
  640. else
  641. qla2x00_process_response_queue(rsp);
  642. break;
  643. case MBA_DISCARD_RND_FRAME:
  644. ql_dbg(ql_dbg_async, vha, 0x5016,
  645. "Discard RND Frame -- %04x %04x %04x.\n",
  646. mb[1], mb[2], mb[3]);
  647. break;
  648. case MBA_TRACE_NOTIFICATION:
  649. ql_dbg(ql_dbg_async, vha, 0x5017,
  650. "Trace Notification -- %04x %04x.\n", mb[1], mb[2]);
  651. break;
  652. case MBA_ISP84XX_ALERT:
  653. ql_dbg(ql_dbg_async, vha, 0x5018,
  654. "ISP84XX Alert Notification -- %04x %04x %04x.\n",
  655. mb[1], mb[2], mb[3]);
  656. spin_lock_irqsave(&ha->cs84xx->access_lock, flags);
  657. switch (mb[1]) {
  658. case A84_PANIC_RECOVERY:
  659. ql_log(ql_log_info, vha, 0x5019,
  660. "Alert 84XX: panic recovery %04x %04x.\n",
  661. mb[2], mb[3]);
  662. break;
  663. case A84_OP_LOGIN_COMPLETE:
  664. ha->cs84xx->op_fw_version = mb[3] << 16 | mb[2];
  665. ql_log(ql_log_info, vha, 0x501a,
  666. "Alert 84XX: firmware version %x.\n",
  667. ha->cs84xx->op_fw_version);
  668. break;
  669. case A84_DIAG_LOGIN_COMPLETE:
  670. ha->cs84xx->diag_fw_version = mb[3] << 16 | mb[2];
  671. ql_log(ql_log_info, vha, 0x501b,
  672. "Alert 84XX: diagnostic firmware version %x.\n",
  673. ha->cs84xx->diag_fw_version);
  674. break;
  675. case A84_GOLD_LOGIN_COMPLETE:
  676. ha->cs84xx->diag_fw_version = mb[3] << 16 | mb[2];
  677. ha->cs84xx->fw_update = 1;
  678. ql_log(ql_log_info, vha, 0x501c,
  679. "Alert 84XX: gold firmware version %x.\n",
  680. ha->cs84xx->gold_fw_version);
  681. break;
  682. default:
  683. ql_log(ql_log_warn, vha, 0x501d,
  684. "Alert 84xx: Invalid Alert %04x %04x %04x.\n",
  685. mb[1], mb[2], mb[3]);
  686. }
  687. spin_unlock_irqrestore(&ha->cs84xx->access_lock, flags);
  688. break;
  689. case MBA_DCBX_START:
  690. ql_dbg(ql_dbg_async, vha, 0x501e,
  691. "DCBX Started -- %04x %04x %04x.\n",
  692. mb[1], mb[2], mb[3]);
  693. break;
  694. case MBA_DCBX_PARAM_UPDATE:
  695. ql_dbg(ql_dbg_async, vha, 0x501f,
  696. "DCBX Parameters Updated -- %04x %04x %04x.\n",
  697. mb[1], mb[2], mb[3]);
  698. break;
  699. case MBA_FCF_CONF_ERR:
  700. ql_dbg(ql_dbg_async, vha, 0x5020,
  701. "FCF Configuration Error -- %04x %04x %04x.\n",
  702. mb[1], mb[2], mb[3]);
  703. break;
  704. case MBA_IDC_COMPLETE:
  705. case MBA_IDC_NOTIFY:
  706. case MBA_IDC_TIME_EXT:
  707. qla81xx_idc_event(vha, mb[0], mb[1]);
  708. break;
  709. }
  710. if (!vha->vp_idx && ha->num_vhosts)
  711. qla2x00_alert_all_vps(rsp, mb);
  712. }
  713. /**
  714. * qla2x00_process_completed_request() - Process a Fast Post response.
  715. * @ha: SCSI driver HA context
  716. * @index: SRB index
  717. */
  718. static void
  719. qla2x00_process_completed_request(struct scsi_qla_host *vha,
  720. struct req_que *req, uint32_t index)
  721. {
  722. srb_t *sp;
  723. struct qla_hw_data *ha = vha->hw;
  724. /* Validate handle. */
  725. if (index >= MAX_OUTSTANDING_COMMANDS) {
  726. ql_log(ql_log_warn, vha, 0x3014,
  727. "Invalid SCSI command index (%x).\n", index);
  728. if (IS_QLA82XX(ha))
  729. set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
  730. else
  731. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  732. return;
  733. }
  734. sp = req->outstanding_cmds[index];
  735. if (sp) {
  736. /* Free outstanding command slot. */
  737. req->outstanding_cmds[index] = NULL;
  738. /* Save ISP completion status */
  739. sp->cmd->result = DID_OK << 16;
  740. qla2x00_sp_compl(ha, sp);
  741. } else {
  742. ql_log(ql_log_warn, vha, 0x3016, "Invalid SCSI SRB.\n");
  743. if (IS_QLA82XX(ha))
  744. set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
  745. else
  746. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  747. }
  748. }
  749. static srb_t *
  750. qla2x00_get_sp_from_handle(scsi_qla_host_t *vha, const char *func,
  751. struct req_que *req, void *iocb)
  752. {
  753. struct qla_hw_data *ha = vha->hw;
  754. sts_entry_t *pkt = iocb;
  755. srb_t *sp = NULL;
  756. uint16_t index;
  757. index = LSW(pkt->handle);
  758. if (index >= MAX_OUTSTANDING_COMMANDS) {
  759. ql_log(ql_log_warn, vha, 0x5031,
  760. "Invalid command index (%x).\n", index);
  761. if (IS_QLA82XX(ha))
  762. set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
  763. else
  764. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  765. goto done;
  766. }
  767. sp = req->outstanding_cmds[index];
  768. if (!sp) {
  769. ql_log(ql_log_warn, vha, 0x5032,
  770. "Invalid completion handle (%x) -- timed-out.\n", index);
  771. return sp;
  772. }
  773. if (sp->handle != index) {
  774. ql_log(ql_log_warn, vha, 0x5033,
  775. "SRB handle (%x) mismatch %x.\n", sp->handle, index);
  776. return NULL;
  777. }
  778. req->outstanding_cmds[index] = NULL;
  779. done:
  780. return sp;
  781. }
  782. static void
  783. qla2x00_mbx_iocb_entry(scsi_qla_host_t *vha, struct req_que *req,
  784. struct mbx_entry *mbx)
  785. {
  786. const char func[] = "MBX-IOCB";
  787. const char *type;
  788. fc_port_t *fcport;
  789. srb_t *sp;
  790. struct srb_iocb *lio;
  791. struct srb_ctx *ctx;
  792. uint16_t *data;
  793. uint16_t status;
  794. sp = qla2x00_get_sp_from_handle(vha, func, req, mbx);
  795. if (!sp)
  796. return;
  797. ctx = sp->ctx;
  798. lio = ctx->u.iocb_cmd;
  799. type = ctx->name;
  800. fcport = sp->fcport;
  801. data = lio->u.logio.data;
  802. data[0] = MBS_COMMAND_ERROR;
  803. data[1] = lio->u.logio.flags & SRB_LOGIN_RETRIED ?
  804. QLA_LOGIO_LOGIN_RETRIED : 0;
  805. if (mbx->entry_status) {
  806. ql_dbg(ql_dbg_async, vha, 0x5043,
  807. "Async-%s error entry - portid=%02x%02x%02x "
  808. "entry-status=%x status=%x state-flag=%x "
  809. "status-flags=%x.\n",
  810. type, fcport->d_id.b.domain, fcport->d_id.b.area,
  811. fcport->d_id.b.al_pa, mbx->entry_status,
  812. le16_to_cpu(mbx->status), le16_to_cpu(mbx->state_flags),
  813. le16_to_cpu(mbx->status_flags));
  814. ql_dump_buffer(ql_dbg_async + ql_dbg_buffer, vha, 0x5057,
  815. (uint8_t *)mbx, sizeof(*mbx));
  816. goto logio_done;
  817. }
  818. status = le16_to_cpu(mbx->status);
  819. if (status == 0x30 && ctx->type == SRB_LOGIN_CMD &&
  820. le16_to_cpu(mbx->mb0) == MBS_COMMAND_COMPLETE)
  821. status = 0;
  822. if (!status && le16_to_cpu(mbx->mb0) == MBS_COMMAND_COMPLETE) {
  823. ql_dbg(ql_dbg_async, vha, 0x5045,
  824. "Async-%s complete - portid=%02x%02x%02x mbx1=%x.\n",
  825. type, fcport->d_id.b.domain, fcport->d_id.b.area,
  826. fcport->d_id.b.al_pa, le16_to_cpu(mbx->mb1));
  827. data[0] = MBS_COMMAND_COMPLETE;
  828. if (ctx->type == SRB_LOGIN_CMD) {
  829. fcport->port_type = FCT_TARGET;
  830. if (le16_to_cpu(mbx->mb1) & BIT_0)
  831. fcport->port_type = FCT_INITIATOR;
  832. else if (le16_to_cpu(mbx->mb1) & BIT_1)
  833. fcport->flags |= FCF_FCP2_DEVICE;
  834. }
  835. goto logio_done;
  836. }
  837. data[0] = le16_to_cpu(mbx->mb0);
  838. switch (data[0]) {
  839. case MBS_PORT_ID_USED:
  840. data[1] = le16_to_cpu(mbx->mb1);
  841. break;
  842. case MBS_LOOP_ID_USED:
  843. break;
  844. default:
  845. data[0] = MBS_COMMAND_ERROR;
  846. break;
  847. }
  848. ql_log(ql_log_warn, vha, 0x5046,
  849. "Async-%s failed - portid=%02x%02x%02x status=%x "
  850. "mb0=%x mb1=%x mb2=%x mb6=%x mb7=%x.\n",
  851. type, fcport->d_id.b.domain,
  852. fcport->d_id.b.area, fcport->d_id.b.al_pa, status,
  853. le16_to_cpu(mbx->mb0), le16_to_cpu(mbx->mb1),
  854. le16_to_cpu(mbx->mb2), le16_to_cpu(mbx->mb6),
  855. le16_to_cpu(mbx->mb7));
  856. logio_done:
  857. lio->done(sp);
  858. }
  859. static void
  860. qla2x00_ct_entry(scsi_qla_host_t *vha, struct req_que *req,
  861. sts_entry_t *pkt, int iocb_type)
  862. {
  863. const char func[] = "CT_IOCB";
  864. const char *type;
  865. struct qla_hw_data *ha = vha->hw;
  866. srb_t *sp;
  867. struct srb_ctx *sp_bsg;
  868. struct fc_bsg_job *bsg_job;
  869. uint16_t comp_status;
  870. sp = qla2x00_get_sp_from_handle(vha, func, req, pkt);
  871. if (!sp)
  872. return;
  873. sp_bsg = sp->ctx;
  874. bsg_job = sp_bsg->u.bsg_job;
  875. type = NULL;
  876. switch (sp_bsg->type) {
  877. case SRB_CT_CMD:
  878. type = "ct pass-through";
  879. break;
  880. default:
  881. ql_log(ql_log_warn, vha, 0x5047,
  882. "Unrecognized SRB: (%p) type=%d.\n", sp, sp_bsg->type);
  883. return;
  884. }
  885. comp_status = le16_to_cpu(pkt->comp_status);
  886. /* return FC_CTELS_STATUS_OK and leave the decoding of the ELS/CT
  887. * fc payload to the caller
  888. */
  889. bsg_job->reply->reply_data.ctels_reply.status = FC_CTELS_STATUS_OK;
  890. bsg_job->reply_len = sizeof(struct fc_bsg_reply);
  891. if (comp_status != CS_COMPLETE) {
  892. if (comp_status == CS_DATA_UNDERRUN) {
  893. bsg_job->reply->result = DID_OK << 16;
  894. bsg_job->reply->reply_payload_rcv_len =
  895. le16_to_cpu(((sts_entry_t *)pkt)->rsp_info_len);
  896. ql_log(ql_log_warn, vha, 0x5048,
  897. "CT pass-through-%s error "
  898. "comp_status-status=0x%x total_byte = 0x%x.\n",
  899. type, comp_status,
  900. bsg_job->reply->reply_payload_rcv_len);
  901. } else {
  902. ql_log(ql_log_warn, vha, 0x5049,
  903. "CT pass-through-%s error "
  904. "comp_status-status=0x%x.\n", type, comp_status);
  905. bsg_job->reply->result = DID_ERROR << 16;
  906. bsg_job->reply->reply_payload_rcv_len = 0;
  907. }
  908. ql_dump_buffer(ql_dbg_async + ql_dbg_buffer, vha, 0x5058,
  909. (uint8_t *)pkt, sizeof(*pkt));
  910. } else {
  911. bsg_job->reply->result = DID_OK << 16;
  912. bsg_job->reply->reply_payload_rcv_len =
  913. bsg_job->reply_payload.payload_len;
  914. bsg_job->reply_len = 0;
  915. }
  916. dma_unmap_sg(&ha->pdev->dev, bsg_job->request_payload.sg_list,
  917. bsg_job->request_payload.sg_cnt, DMA_TO_DEVICE);
  918. dma_unmap_sg(&ha->pdev->dev, bsg_job->reply_payload.sg_list,
  919. bsg_job->reply_payload.sg_cnt, DMA_FROM_DEVICE);
  920. if (sp_bsg->type == SRB_ELS_CMD_HST || sp_bsg->type == SRB_CT_CMD)
  921. kfree(sp->fcport);
  922. kfree(sp->ctx);
  923. mempool_free(sp, ha->srb_mempool);
  924. bsg_job->job_done(bsg_job);
  925. }
  926. static void
  927. qla24xx_els_ct_entry(scsi_qla_host_t *vha, struct req_que *req,
  928. struct sts_entry_24xx *pkt, int iocb_type)
  929. {
  930. const char func[] = "ELS_CT_IOCB";
  931. const char *type;
  932. struct qla_hw_data *ha = vha->hw;
  933. srb_t *sp;
  934. struct srb_ctx *sp_bsg;
  935. struct fc_bsg_job *bsg_job;
  936. uint16_t comp_status;
  937. uint32_t fw_status[3];
  938. uint8_t* fw_sts_ptr;
  939. sp = qla2x00_get_sp_from_handle(vha, func, req, pkt);
  940. if (!sp)
  941. return;
  942. sp_bsg = sp->ctx;
  943. bsg_job = sp_bsg->u.bsg_job;
  944. type = NULL;
  945. switch (sp_bsg->type) {
  946. case SRB_ELS_CMD_RPT:
  947. case SRB_ELS_CMD_HST:
  948. type = "els";
  949. break;
  950. case SRB_CT_CMD:
  951. type = "ct pass-through";
  952. break;
  953. default:
  954. ql_log(ql_log_warn, vha, 0x503e,
  955. "Unrecognized SRB: (%p) type=%d.\n", sp, sp_bsg->type);
  956. return;
  957. }
  958. comp_status = fw_status[0] = le16_to_cpu(pkt->comp_status);
  959. fw_status[1] = le16_to_cpu(((struct els_sts_entry_24xx*)pkt)->error_subcode_1);
  960. fw_status[2] = le16_to_cpu(((struct els_sts_entry_24xx*)pkt)->error_subcode_2);
  961. /* return FC_CTELS_STATUS_OK and leave the decoding of the ELS/CT
  962. * fc payload to the caller
  963. */
  964. bsg_job->reply->reply_data.ctels_reply.status = FC_CTELS_STATUS_OK;
  965. bsg_job->reply_len = sizeof(struct fc_bsg_reply) + sizeof(fw_status);
  966. if (comp_status != CS_COMPLETE) {
  967. if (comp_status == CS_DATA_UNDERRUN) {
  968. bsg_job->reply->result = DID_OK << 16;
  969. bsg_job->reply->reply_payload_rcv_len =
  970. le16_to_cpu(((struct els_sts_entry_24xx*)pkt)->total_byte_count);
  971. ql_log(ql_log_info, vha, 0x503f,
  972. "ELS-CT pass-through-%s error comp_status-status=0x%x "
  973. "error subcode 1=0x%x error subcode 2=0x%x total_byte = 0x%x.\n",
  974. type, comp_status, fw_status[1], fw_status[2],
  975. le16_to_cpu(((struct els_sts_entry_24xx *)
  976. pkt)->total_byte_count));
  977. fw_sts_ptr = ((uint8_t*)bsg_job->req->sense) + sizeof(struct fc_bsg_reply);
  978. memcpy( fw_sts_ptr, fw_status, sizeof(fw_status));
  979. }
  980. else {
  981. ql_log(ql_log_info, vha, 0x5040,
  982. "ELS-CT pass-through-%s error comp_status-status=0x%x "
  983. "error subcode 1=0x%x error subcode 2=0x%x.\n",
  984. type, comp_status,
  985. le16_to_cpu(((struct els_sts_entry_24xx *)
  986. pkt)->error_subcode_1),
  987. le16_to_cpu(((struct els_sts_entry_24xx *)
  988. pkt)->error_subcode_2));
  989. bsg_job->reply->result = DID_ERROR << 16;
  990. bsg_job->reply->reply_payload_rcv_len = 0;
  991. fw_sts_ptr = ((uint8_t*)bsg_job->req->sense) + sizeof(struct fc_bsg_reply);
  992. memcpy( fw_sts_ptr, fw_status, sizeof(fw_status));
  993. }
  994. ql_dump_buffer(ql_dbg_async + ql_dbg_buffer, vha, 0x5056,
  995. (uint8_t *)pkt, sizeof(*pkt));
  996. }
  997. else {
  998. bsg_job->reply->result = DID_OK << 16;
  999. bsg_job->reply->reply_payload_rcv_len = bsg_job->reply_payload.payload_len;
  1000. bsg_job->reply_len = 0;
  1001. }
  1002. dma_unmap_sg(&ha->pdev->dev,
  1003. bsg_job->request_payload.sg_list,
  1004. bsg_job->request_payload.sg_cnt, DMA_TO_DEVICE);
  1005. dma_unmap_sg(&ha->pdev->dev,
  1006. bsg_job->reply_payload.sg_list,
  1007. bsg_job->reply_payload.sg_cnt, DMA_FROM_DEVICE);
  1008. if ((sp_bsg->type == SRB_ELS_CMD_HST) ||
  1009. (sp_bsg->type == SRB_CT_CMD))
  1010. kfree(sp->fcport);
  1011. kfree(sp->ctx);
  1012. mempool_free(sp, ha->srb_mempool);
  1013. bsg_job->job_done(bsg_job);
  1014. }
  1015. static void
  1016. qla24xx_logio_entry(scsi_qla_host_t *vha, struct req_que *req,
  1017. struct logio_entry_24xx *logio)
  1018. {
  1019. const char func[] = "LOGIO-IOCB";
  1020. const char *type;
  1021. fc_port_t *fcport;
  1022. srb_t *sp;
  1023. struct srb_iocb *lio;
  1024. struct srb_ctx *ctx;
  1025. uint16_t *data;
  1026. uint32_t iop[2];
  1027. sp = qla2x00_get_sp_from_handle(vha, func, req, logio);
  1028. if (!sp)
  1029. return;
  1030. ctx = sp->ctx;
  1031. lio = ctx->u.iocb_cmd;
  1032. type = ctx->name;
  1033. fcport = sp->fcport;
  1034. data = lio->u.logio.data;
  1035. data[0] = MBS_COMMAND_ERROR;
  1036. data[1] = lio->u.logio.flags & SRB_LOGIN_RETRIED ?
  1037. QLA_LOGIO_LOGIN_RETRIED : 0;
  1038. if (logio->entry_status) {
  1039. ql_log(ql_log_warn, vha, 0x5034,
  1040. "Async-%s error entry - "
  1041. "portid=%02x%02x%02x entry-status=%x.\n",
  1042. type, fcport->d_id.b.domain, fcport->d_id.b.area,
  1043. fcport->d_id.b.al_pa, logio->entry_status);
  1044. ql_dump_buffer(ql_dbg_async + ql_dbg_buffer, vha, 0x5059,
  1045. (uint8_t *)logio, sizeof(*logio));
  1046. goto logio_done;
  1047. }
  1048. if (le16_to_cpu(logio->comp_status) == CS_COMPLETE) {
  1049. ql_dbg(ql_dbg_async, vha, 0x5036,
  1050. "Async-%s complete - portid=%02x%02x%02x "
  1051. "iop0=%x.\n",
  1052. type, fcport->d_id.b.domain, fcport->d_id.b.area,
  1053. fcport->d_id.b.al_pa,
  1054. le32_to_cpu(logio->io_parameter[0]));
  1055. data[0] = MBS_COMMAND_COMPLETE;
  1056. if (ctx->type != SRB_LOGIN_CMD)
  1057. goto logio_done;
  1058. iop[0] = le32_to_cpu(logio->io_parameter[0]);
  1059. if (iop[0] & BIT_4) {
  1060. fcport->port_type = FCT_TARGET;
  1061. if (iop[0] & BIT_8)
  1062. fcport->flags |= FCF_FCP2_DEVICE;
  1063. } else if (iop[0] & BIT_5)
  1064. fcport->port_type = FCT_INITIATOR;
  1065. if (logio->io_parameter[7] || logio->io_parameter[8])
  1066. fcport->supported_classes |= FC_COS_CLASS2;
  1067. if (logio->io_parameter[9] || logio->io_parameter[10])
  1068. fcport->supported_classes |= FC_COS_CLASS3;
  1069. goto logio_done;
  1070. }
  1071. iop[0] = le32_to_cpu(logio->io_parameter[0]);
  1072. iop[1] = le32_to_cpu(logio->io_parameter[1]);
  1073. switch (iop[0]) {
  1074. case LSC_SCODE_PORTID_USED:
  1075. data[0] = MBS_PORT_ID_USED;
  1076. data[1] = LSW(iop[1]);
  1077. break;
  1078. case LSC_SCODE_NPORT_USED:
  1079. data[0] = MBS_LOOP_ID_USED;
  1080. break;
  1081. default:
  1082. data[0] = MBS_COMMAND_ERROR;
  1083. break;
  1084. }
  1085. ql_dbg(ql_dbg_async, vha, 0x5037,
  1086. "Async-%s failed - portid=%02x%02x%02x comp=%x "
  1087. "iop0=%x iop1=%x.\n",
  1088. type, fcport->d_id.b.domain,
  1089. fcport->d_id.b.area, fcport->d_id.b.al_pa,
  1090. le16_to_cpu(logio->comp_status),
  1091. le32_to_cpu(logio->io_parameter[0]),
  1092. le32_to_cpu(logio->io_parameter[1]));
  1093. logio_done:
  1094. lio->done(sp);
  1095. }
  1096. static void
  1097. qla24xx_tm_iocb_entry(scsi_qla_host_t *vha, struct req_que *req,
  1098. struct tsk_mgmt_entry *tsk)
  1099. {
  1100. const char func[] = "TMF-IOCB";
  1101. const char *type;
  1102. fc_port_t *fcport;
  1103. srb_t *sp;
  1104. struct srb_iocb *iocb;
  1105. struct srb_ctx *ctx;
  1106. struct sts_entry_24xx *sts = (struct sts_entry_24xx *)tsk;
  1107. int error = 1;
  1108. sp = qla2x00_get_sp_from_handle(vha, func, req, tsk);
  1109. if (!sp)
  1110. return;
  1111. ctx = sp->ctx;
  1112. iocb = ctx->u.iocb_cmd;
  1113. type = ctx->name;
  1114. fcport = sp->fcport;
  1115. if (sts->entry_status) {
  1116. ql_log(ql_log_warn, vha, 0x5038,
  1117. "Async-%s error - entry-status(%x).\n",
  1118. type, sts->entry_status);
  1119. } else if (sts->comp_status != __constant_cpu_to_le16(CS_COMPLETE)) {
  1120. ql_log(ql_log_warn, vha, 0x5039,
  1121. "Async-%s error - completion status(%x).\n",
  1122. type, sts->comp_status);
  1123. } else if (!(le16_to_cpu(sts->scsi_status) &
  1124. SS_RESPONSE_INFO_LEN_VALID)) {
  1125. ql_log(ql_log_warn, vha, 0x503a,
  1126. "Async-%s error - no response info(%x).\n",
  1127. type, sts->scsi_status);
  1128. } else if (le32_to_cpu(sts->rsp_data_len) < 4) {
  1129. ql_log(ql_log_warn, vha, 0x503b,
  1130. "Async-%s error - not enough response(%d).\n",
  1131. type, sts->rsp_data_len);
  1132. } else if (sts->data[3]) {
  1133. ql_log(ql_log_warn, vha, 0x503c,
  1134. "Async-%s error - response(%x).\n",
  1135. type, sts->data[3]);
  1136. } else {
  1137. error = 0;
  1138. }
  1139. if (error) {
  1140. iocb->u.tmf.data = error;
  1141. ql_dump_buffer(ql_dbg_async + ql_dbg_buffer, vha, 0x5055,
  1142. (uint8_t *)sts, sizeof(*sts));
  1143. }
  1144. iocb->done(sp);
  1145. }
  1146. /**
  1147. * qla2x00_process_response_queue() - Process response queue entries.
  1148. * @ha: SCSI driver HA context
  1149. */
  1150. void
  1151. qla2x00_process_response_queue(struct rsp_que *rsp)
  1152. {
  1153. struct scsi_qla_host *vha;
  1154. struct qla_hw_data *ha = rsp->hw;
  1155. struct device_reg_2xxx __iomem *reg = &ha->iobase->isp;
  1156. sts_entry_t *pkt;
  1157. uint16_t handle_cnt;
  1158. uint16_t cnt;
  1159. vha = pci_get_drvdata(ha->pdev);
  1160. if (!vha->flags.online)
  1161. return;
  1162. while (rsp->ring_ptr->signature != RESPONSE_PROCESSED) {
  1163. pkt = (sts_entry_t *)rsp->ring_ptr;
  1164. rsp->ring_index++;
  1165. if (rsp->ring_index == rsp->length) {
  1166. rsp->ring_index = 0;
  1167. rsp->ring_ptr = rsp->ring;
  1168. } else {
  1169. rsp->ring_ptr++;
  1170. }
  1171. if (pkt->entry_status != 0) {
  1172. ql_log(ql_log_warn, vha, 0x5035,
  1173. "Process error entry.\n");
  1174. qla2x00_error_entry(vha, rsp, pkt);
  1175. ((response_t *)pkt)->signature = RESPONSE_PROCESSED;
  1176. wmb();
  1177. continue;
  1178. }
  1179. switch (pkt->entry_type) {
  1180. case STATUS_TYPE:
  1181. qla2x00_status_entry(vha, rsp, pkt);
  1182. break;
  1183. case STATUS_TYPE_21:
  1184. handle_cnt = ((sts21_entry_t *)pkt)->handle_count;
  1185. for (cnt = 0; cnt < handle_cnt; cnt++) {
  1186. qla2x00_process_completed_request(vha, rsp->req,
  1187. ((sts21_entry_t *)pkt)->handle[cnt]);
  1188. }
  1189. break;
  1190. case STATUS_TYPE_22:
  1191. handle_cnt = ((sts22_entry_t *)pkt)->handle_count;
  1192. for (cnt = 0; cnt < handle_cnt; cnt++) {
  1193. qla2x00_process_completed_request(vha, rsp->req,
  1194. ((sts22_entry_t *)pkt)->handle[cnt]);
  1195. }
  1196. break;
  1197. case STATUS_CONT_TYPE:
  1198. qla2x00_status_cont_entry(rsp, (sts_cont_entry_t *)pkt);
  1199. break;
  1200. case MBX_IOCB_TYPE:
  1201. qla2x00_mbx_iocb_entry(vha, rsp->req,
  1202. (struct mbx_entry *)pkt);
  1203. break;
  1204. case CT_IOCB_TYPE:
  1205. qla2x00_ct_entry(vha, rsp->req, pkt, CT_IOCB_TYPE);
  1206. break;
  1207. default:
  1208. /* Type Not Supported. */
  1209. ql_log(ql_log_warn, vha, 0x504a,
  1210. "Received unknown response pkt type %x "
  1211. "entry status=%x.\n",
  1212. pkt->entry_type, pkt->entry_status);
  1213. break;
  1214. }
  1215. ((response_t *)pkt)->signature = RESPONSE_PROCESSED;
  1216. wmb();
  1217. }
  1218. /* Adjust ring index */
  1219. WRT_REG_WORD(ISP_RSP_Q_OUT(ha, reg), rsp->ring_index);
  1220. }
  1221. static inline void
  1222. qla2x00_handle_sense(srb_t *sp, uint8_t *sense_data, uint32_t par_sense_len,
  1223. uint32_t sense_len, struct rsp_que *rsp)
  1224. {
  1225. struct scsi_qla_host *vha = sp->fcport->vha;
  1226. struct scsi_cmnd *cp = sp->cmd;
  1227. if (sense_len >= SCSI_SENSE_BUFFERSIZE)
  1228. sense_len = SCSI_SENSE_BUFFERSIZE;
  1229. sp->request_sense_length = sense_len;
  1230. sp->request_sense_ptr = cp->sense_buffer;
  1231. if (sp->request_sense_length > par_sense_len)
  1232. sense_len = par_sense_len;
  1233. memcpy(cp->sense_buffer, sense_data, sense_len);
  1234. sp->request_sense_ptr += sense_len;
  1235. sp->request_sense_length -= sense_len;
  1236. if (sp->request_sense_length != 0)
  1237. rsp->status_srb = sp;
  1238. ql_dbg(ql_dbg_io, vha, 0x301c,
  1239. "Check condition Sense data, scsi(%ld:%d:%d:%d) cmd=%p.\n",
  1240. sp->fcport->vha->host_no, cp->device->channel, cp->device->id,
  1241. cp->device->lun, cp);
  1242. if (sense_len)
  1243. ql_dump_buffer(ql_dbg_io + ql_dbg_buffer, vha, 0x302b,
  1244. cp->sense_buffer, sense_len);
  1245. }
  1246. struct scsi_dif_tuple {
  1247. __be16 guard; /* Checksum */
  1248. __be16 app_tag; /* APPL identifer */
  1249. __be32 ref_tag; /* Target LBA or indirect LBA */
  1250. };
  1251. /*
  1252. * Checks the guard or meta-data for the type of error
  1253. * detected by the HBA. In case of errors, we set the
  1254. * ASC/ASCQ fields in the sense buffer with ILLEGAL_REQUEST
  1255. * to indicate to the kernel that the HBA detected error.
  1256. */
  1257. static inline void
  1258. qla2x00_handle_dif_error(srb_t *sp, struct sts_entry_24xx *sts24)
  1259. {
  1260. struct scsi_qla_host *vha = sp->fcport->vha;
  1261. struct scsi_cmnd *cmd = sp->cmd;
  1262. struct scsi_dif_tuple *ep =
  1263. (struct scsi_dif_tuple *)&sts24->data[20];
  1264. struct scsi_dif_tuple *ap =
  1265. (struct scsi_dif_tuple *)&sts24->data[12];
  1266. uint32_t e_ref_tag, a_ref_tag;
  1267. uint16_t e_app_tag, a_app_tag;
  1268. uint16_t e_guard, a_guard;
  1269. e_ref_tag = be32_to_cpu(ep->ref_tag);
  1270. a_ref_tag = be32_to_cpu(ap->ref_tag);
  1271. e_app_tag = be16_to_cpu(ep->app_tag);
  1272. a_app_tag = be16_to_cpu(ap->app_tag);
  1273. e_guard = be16_to_cpu(ep->guard);
  1274. a_guard = be16_to_cpu(ap->guard);
  1275. ql_dbg(ql_dbg_io, vha, 0x3023,
  1276. "iocb(s) %p Returned STATUS.\n", sts24);
  1277. ql_dbg(ql_dbg_io, vha, 0x3024,
  1278. "DIF ERROR in cmd 0x%x lba 0x%llx act ref"
  1279. " tag=0x%x, exp ref_tag=0x%x, act app tag=0x%x, exp app"
  1280. " tag=0x%x, act guard=0x%x, exp guard=0x%x.\n",
  1281. cmd->cmnd[0], (u64)scsi_get_lba(cmd), a_ref_tag, e_ref_tag,
  1282. a_app_tag, e_app_tag, a_guard, e_guard);
  1283. /* check guard */
  1284. if (e_guard != a_guard) {
  1285. scsi_build_sense_buffer(1, cmd->sense_buffer, ILLEGAL_REQUEST,
  1286. 0x10, 0x1);
  1287. set_driver_byte(cmd, DRIVER_SENSE);
  1288. set_host_byte(cmd, DID_ABORT);
  1289. cmd->result |= SAM_STAT_CHECK_CONDITION << 1;
  1290. return;
  1291. }
  1292. /* check appl tag */
  1293. if (e_app_tag != a_app_tag) {
  1294. scsi_build_sense_buffer(1, cmd->sense_buffer, ILLEGAL_REQUEST,
  1295. 0x10, 0x2);
  1296. set_driver_byte(cmd, DRIVER_SENSE);
  1297. set_host_byte(cmd, DID_ABORT);
  1298. cmd->result |= SAM_STAT_CHECK_CONDITION << 1;
  1299. return;
  1300. }
  1301. /* check ref tag */
  1302. if (e_ref_tag != a_ref_tag) {
  1303. scsi_build_sense_buffer(1, cmd->sense_buffer, ILLEGAL_REQUEST,
  1304. 0x10, 0x3);
  1305. set_driver_byte(cmd, DRIVER_SENSE);
  1306. set_host_byte(cmd, DID_ABORT);
  1307. cmd->result |= SAM_STAT_CHECK_CONDITION << 1;
  1308. return;
  1309. }
  1310. }
  1311. /**
  1312. * qla2x00_status_entry() - Process a Status IOCB entry.
  1313. * @ha: SCSI driver HA context
  1314. * @pkt: Entry pointer
  1315. */
  1316. static void
  1317. qla2x00_status_entry(scsi_qla_host_t *vha, struct rsp_que *rsp, void *pkt)
  1318. {
  1319. srb_t *sp;
  1320. fc_port_t *fcport;
  1321. struct scsi_cmnd *cp;
  1322. sts_entry_t *sts;
  1323. struct sts_entry_24xx *sts24;
  1324. uint16_t comp_status;
  1325. uint16_t scsi_status;
  1326. uint16_t ox_id;
  1327. uint8_t lscsi_status;
  1328. int32_t resid;
  1329. uint32_t sense_len, par_sense_len, rsp_info_len, resid_len,
  1330. fw_resid_len;
  1331. uint8_t *rsp_info, *sense_data;
  1332. struct qla_hw_data *ha = vha->hw;
  1333. uint32_t handle;
  1334. uint16_t que;
  1335. struct req_que *req;
  1336. int logit = 1;
  1337. sts = (sts_entry_t *) pkt;
  1338. sts24 = (struct sts_entry_24xx *) pkt;
  1339. if (IS_FWI2_CAPABLE(ha)) {
  1340. comp_status = le16_to_cpu(sts24->comp_status);
  1341. scsi_status = le16_to_cpu(sts24->scsi_status) & SS_MASK;
  1342. } else {
  1343. comp_status = le16_to_cpu(sts->comp_status);
  1344. scsi_status = le16_to_cpu(sts->scsi_status) & SS_MASK;
  1345. }
  1346. handle = (uint32_t) LSW(sts->handle);
  1347. que = MSW(sts->handle);
  1348. req = ha->req_q_map[que];
  1349. /* Fast path completion. */
  1350. if (comp_status == CS_COMPLETE && scsi_status == 0) {
  1351. qla2x00_process_completed_request(vha, req, handle);
  1352. return;
  1353. }
  1354. /* Validate handle. */
  1355. if (handle < MAX_OUTSTANDING_COMMANDS) {
  1356. sp = req->outstanding_cmds[handle];
  1357. req->outstanding_cmds[handle] = NULL;
  1358. } else
  1359. sp = NULL;
  1360. if (sp == NULL) {
  1361. ql_log(ql_log_warn, vha, 0x3017,
  1362. "Invalid status handle (0x%x).\n", sts->handle);
  1363. if (IS_QLA82XX(ha))
  1364. set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
  1365. else
  1366. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  1367. qla2xxx_wake_dpc(vha);
  1368. return;
  1369. }
  1370. cp = sp->cmd;
  1371. if (cp == NULL) {
  1372. ql_log(ql_log_warn, vha, 0x3018,
  1373. "Command already returned (0x%x/%p).\n",
  1374. sts->handle, sp);
  1375. return;
  1376. }
  1377. lscsi_status = scsi_status & STATUS_MASK;
  1378. fcport = sp->fcport;
  1379. ox_id = 0;
  1380. sense_len = par_sense_len = rsp_info_len = resid_len =
  1381. fw_resid_len = 0;
  1382. if (IS_FWI2_CAPABLE(ha)) {
  1383. if (scsi_status & SS_SENSE_LEN_VALID)
  1384. sense_len = le32_to_cpu(sts24->sense_len);
  1385. if (scsi_status & SS_RESPONSE_INFO_LEN_VALID)
  1386. rsp_info_len = le32_to_cpu(sts24->rsp_data_len);
  1387. if (scsi_status & (SS_RESIDUAL_UNDER | SS_RESIDUAL_OVER))
  1388. resid_len = le32_to_cpu(sts24->rsp_residual_count);
  1389. if (comp_status == CS_DATA_UNDERRUN)
  1390. fw_resid_len = le32_to_cpu(sts24->residual_len);
  1391. rsp_info = sts24->data;
  1392. sense_data = sts24->data;
  1393. host_to_fcp_swap(sts24->data, sizeof(sts24->data));
  1394. ox_id = le16_to_cpu(sts24->ox_id);
  1395. par_sense_len = sizeof(sts24->data);
  1396. } else {
  1397. if (scsi_status & SS_SENSE_LEN_VALID)
  1398. sense_len = le16_to_cpu(sts->req_sense_length);
  1399. if (scsi_status & SS_RESPONSE_INFO_LEN_VALID)
  1400. rsp_info_len = le16_to_cpu(sts->rsp_info_len);
  1401. resid_len = le32_to_cpu(sts->residual_length);
  1402. rsp_info = sts->rsp_info;
  1403. sense_data = sts->req_sense_data;
  1404. par_sense_len = sizeof(sts->req_sense_data);
  1405. }
  1406. /* Check for any FCP transport errors. */
  1407. if (scsi_status & SS_RESPONSE_INFO_LEN_VALID) {
  1408. /* Sense data lies beyond any FCP RESPONSE data. */
  1409. if (IS_FWI2_CAPABLE(ha)) {
  1410. sense_data += rsp_info_len;
  1411. par_sense_len -= rsp_info_len;
  1412. }
  1413. if (rsp_info_len > 3 && rsp_info[3]) {
  1414. ql_log(ql_log_warn, vha, 0x3019,
  1415. "FCP I/O protocol failure (0x%x/0x%x).\n",
  1416. rsp_info_len, rsp_info[3]);
  1417. cp->result = DID_BUS_BUSY << 16;
  1418. goto out;
  1419. }
  1420. }
  1421. /* Check for overrun. */
  1422. if (IS_FWI2_CAPABLE(ha) && comp_status == CS_COMPLETE &&
  1423. scsi_status & SS_RESIDUAL_OVER)
  1424. comp_status = CS_DATA_OVERRUN;
  1425. /*
  1426. * Based on Host and scsi status generate status code for Linux
  1427. */
  1428. switch (comp_status) {
  1429. case CS_COMPLETE:
  1430. case CS_QUEUE_FULL:
  1431. if (scsi_status == 0) {
  1432. cp->result = DID_OK << 16;
  1433. break;
  1434. }
  1435. if (scsi_status & (SS_RESIDUAL_UNDER | SS_RESIDUAL_OVER)) {
  1436. resid = resid_len;
  1437. scsi_set_resid(cp, resid);
  1438. if (!lscsi_status &&
  1439. ((unsigned)(scsi_bufflen(cp) - resid) <
  1440. cp->underflow)) {
  1441. ql_log(ql_log_warn, vha, 0x301a,
  1442. "Mid-layer underflow "
  1443. "detected (0x%x of 0x%x bytes).\n",
  1444. resid, scsi_bufflen(cp));
  1445. cp->result = DID_ERROR << 16;
  1446. break;
  1447. }
  1448. }
  1449. cp->result = DID_OK << 16 | lscsi_status;
  1450. if (lscsi_status == SAM_STAT_TASK_SET_FULL) {
  1451. ql_log(ql_log_warn, vha, 0x301b,
  1452. "QUEUE FULL detected.\n");
  1453. break;
  1454. }
  1455. logit = 0;
  1456. if (lscsi_status != SS_CHECK_CONDITION)
  1457. break;
  1458. memset(cp->sense_buffer, 0, SCSI_SENSE_BUFFERSIZE);
  1459. if (!(scsi_status & SS_SENSE_LEN_VALID))
  1460. break;
  1461. qla2x00_handle_sense(sp, sense_data, par_sense_len, sense_len,
  1462. rsp);
  1463. break;
  1464. case CS_DATA_UNDERRUN:
  1465. /* Use F/W calculated residual length. */
  1466. resid = IS_FWI2_CAPABLE(ha) ? fw_resid_len : resid_len;
  1467. scsi_set_resid(cp, resid);
  1468. if (scsi_status & SS_RESIDUAL_UNDER) {
  1469. if (IS_FWI2_CAPABLE(ha) && fw_resid_len != resid_len) {
  1470. ql_log(ql_log_warn, vha, 0x301d,
  1471. "Dropped frame(s) detected "
  1472. "(0x%x of 0x%x bytes).\n",
  1473. resid, scsi_bufflen(cp));
  1474. cp->result = DID_ERROR << 16 | lscsi_status;
  1475. break;
  1476. }
  1477. if (!lscsi_status &&
  1478. ((unsigned)(scsi_bufflen(cp) - resid) <
  1479. cp->underflow)) {
  1480. ql_log(ql_log_warn, vha, 0x301e,
  1481. "Mid-layer underflow "
  1482. "detected (0x%x of 0x%x bytes).\n",
  1483. resid, scsi_bufflen(cp));
  1484. cp->result = DID_ERROR << 16;
  1485. break;
  1486. }
  1487. } else {
  1488. ql_log(ql_log_warn, vha, 0x301f,
  1489. "Dropped frame(s) detected (0x%x "
  1490. "of 0x%x bytes).\n", resid, scsi_bufflen(cp));
  1491. cp->result = DID_ERROR << 16 | lscsi_status;
  1492. goto check_scsi_status;
  1493. }
  1494. cp->result = DID_OK << 16 | lscsi_status;
  1495. logit = 0;
  1496. check_scsi_status:
  1497. /*
  1498. * Check to see if SCSI Status is non zero. If so report SCSI
  1499. * Status.
  1500. */
  1501. if (lscsi_status != 0) {
  1502. if (lscsi_status == SAM_STAT_TASK_SET_FULL) {
  1503. ql_log(ql_log_warn, vha, 0x3020,
  1504. "QUEUE FULL detected.\n");
  1505. logit = 1;
  1506. break;
  1507. }
  1508. if (lscsi_status != SS_CHECK_CONDITION)
  1509. break;
  1510. memset(cp->sense_buffer, 0, SCSI_SENSE_BUFFERSIZE);
  1511. if (!(scsi_status & SS_SENSE_LEN_VALID))
  1512. break;
  1513. qla2x00_handle_sense(sp, sense_data, par_sense_len,
  1514. sense_len, rsp);
  1515. }
  1516. break;
  1517. case CS_PORT_LOGGED_OUT:
  1518. case CS_PORT_CONFIG_CHG:
  1519. case CS_PORT_BUSY:
  1520. case CS_INCOMPLETE:
  1521. case CS_PORT_UNAVAILABLE:
  1522. case CS_TIMEOUT:
  1523. case CS_RESET:
  1524. /*
  1525. * We are going to have the fc class block the rport
  1526. * while we try to recover so instruct the mid layer
  1527. * to requeue until the class decides how to handle this.
  1528. */
  1529. cp->result = DID_TRANSPORT_DISRUPTED << 16;
  1530. if (comp_status == CS_TIMEOUT) {
  1531. if (IS_FWI2_CAPABLE(ha))
  1532. break;
  1533. else if ((le16_to_cpu(sts->status_flags) &
  1534. SF_LOGOUT_SENT) == 0)
  1535. break;
  1536. }
  1537. ql_dbg(ql_dbg_io, vha, 0x3021,
  1538. "Port down status: port-state=0x%x.\n",
  1539. atomic_read(&fcport->state));
  1540. if (atomic_read(&fcport->state) == FCS_ONLINE)
  1541. qla2x00_mark_device_lost(fcport->vha, fcport, 1, 1);
  1542. break;
  1543. case CS_ABORTED:
  1544. cp->result = DID_RESET << 16;
  1545. break;
  1546. case CS_DIF_ERROR:
  1547. qla2x00_handle_dif_error(sp, sts24);
  1548. break;
  1549. default:
  1550. cp->result = DID_ERROR << 16;
  1551. break;
  1552. }
  1553. out:
  1554. if (logit)
  1555. ql_dbg(ql_dbg_io, vha, 0x3022,
  1556. "FCP command status: 0x%x-0x%x (0x%x) "
  1557. "oxid=0x%x cdb=%02x%02x%02x len=0x%x "
  1558. "rsp_info=0x%x resid=0x%x fw_resid=0x%x.\n",
  1559. comp_status, scsi_status, cp->result, ox_id, cp->cmnd[0],
  1560. cp->cmnd[1], cp->cmnd[2], scsi_bufflen(cp), rsp_info_len,
  1561. resid_len, fw_resid_len);
  1562. if (rsp->status_srb == NULL)
  1563. qla2x00_sp_compl(ha, sp);
  1564. }
  1565. /**
  1566. * qla2x00_status_cont_entry() - Process a Status Continuations entry.
  1567. * @ha: SCSI driver HA context
  1568. * @pkt: Entry pointer
  1569. *
  1570. * Extended sense data.
  1571. */
  1572. static void
  1573. qla2x00_status_cont_entry(struct rsp_que *rsp, sts_cont_entry_t *pkt)
  1574. {
  1575. uint8_t sense_sz = 0;
  1576. struct qla_hw_data *ha = rsp->hw;
  1577. struct scsi_qla_host *vha = pci_get_drvdata(ha->pdev);
  1578. srb_t *sp = rsp->status_srb;
  1579. struct scsi_cmnd *cp;
  1580. if (sp != NULL && sp->request_sense_length != 0) {
  1581. cp = sp->cmd;
  1582. if (cp == NULL) {
  1583. ql_log(ql_log_warn, vha, 0x3025,
  1584. "cmd is NULL: already returned to OS (sp=%p).\n",
  1585. sp);
  1586. rsp->status_srb = NULL;
  1587. return;
  1588. }
  1589. if (sp->request_sense_length > sizeof(pkt->data)) {
  1590. sense_sz = sizeof(pkt->data);
  1591. } else {
  1592. sense_sz = sp->request_sense_length;
  1593. }
  1594. /* Move sense data. */
  1595. if (IS_FWI2_CAPABLE(ha))
  1596. host_to_fcp_swap(pkt->data, sizeof(pkt->data));
  1597. memcpy(sp->request_sense_ptr, pkt->data, sense_sz);
  1598. ql_dump_buffer(ql_dbg_io + ql_dbg_buffer, vha, 0x302c,
  1599. sp->request_sense_ptr, sense_sz);
  1600. sp->request_sense_ptr += sense_sz;
  1601. sp->request_sense_length -= sense_sz;
  1602. /* Place command on done queue. */
  1603. if (sp->request_sense_length == 0) {
  1604. rsp->status_srb = NULL;
  1605. qla2x00_sp_compl(ha, sp);
  1606. }
  1607. }
  1608. }
  1609. /**
  1610. * qla2x00_error_entry() - Process an error entry.
  1611. * @ha: SCSI driver HA context
  1612. * @pkt: Entry pointer
  1613. */
  1614. static void
  1615. qla2x00_error_entry(scsi_qla_host_t *vha, struct rsp_que *rsp, sts_entry_t *pkt)
  1616. {
  1617. srb_t *sp;
  1618. struct qla_hw_data *ha = vha->hw;
  1619. uint32_t handle = LSW(pkt->handle);
  1620. uint16_t que = MSW(pkt->handle);
  1621. struct req_que *req = ha->req_q_map[que];
  1622. if (pkt->entry_status & RF_INV_E_ORDER)
  1623. ql_dbg(ql_dbg_async, vha, 0x502a,
  1624. "Invalid Entry Order.\n");
  1625. else if (pkt->entry_status & RF_INV_E_COUNT)
  1626. ql_dbg(ql_dbg_async, vha, 0x502b,
  1627. "Invalid Entry Count.\n");
  1628. else if (pkt->entry_status & RF_INV_E_PARAM)
  1629. ql_dbg(ql_dbg_async, vha, 0x502c,
  1630. "Invalid Entry Parameter.\n");
  1631. else if (pkt->entry_status & RF_INV_E_TYPE)
  1632. ql_dbg(ql_dbg_async, vha, 0x502d,
  1633. "Invalid Entry Type.\n");
  1634. else if (pkt->entry_status & RF_BUSY)
  1635. ql_dbg(ql_dbg_async, vha, 0x502e,
  1636. "Busy.\n");
  1637. else
  1638. ql_dbg(ql_dbg_async, vha, 0x502f,
  1639. "UNKNOWN flag error.\n");
  1640. /* Validate handle. */
  1641. if (handle < MAX_OUTSTANDING_COMMANDS)
  1642. sp = req->outstanding_cmds[handle];
  1643. else
  1644. sp = NULL;
  1645. if (sp) {
  1646. /* Free outstanding command slot. */
  1647. req->outstanding_cmds[handle] = NULL;
  1648. /* Bad payload or header */
  1649. if (pkt->entry_status &
  1650. (RF_INV_E_ORDER | RF_INV_E_COUNT |
  1651. RF_INV_E_PARAM | RF_INV_E_TYPE)) {
  1652. sp->cmd->result = DID_ERROR << 16;
  1653. } else if (pkt->entry_status & RF_BUSY) {
  1654. sp->cmd->result = DID_BUS_BUSY << 16;
  1655. } else {
  1656. sp->cmd->result = DID_ERROR << 16;
  1657. }
  1658. qla2x00_sp_compl(ha, sp);
  1659. } else if (pkt->entry_type == COMMAND_A64_TYPE || pkt->entry_type ==
  1660. COMMAND_TYPE || pkt->entry_type == COMMAND_TYPE_7
  1661. || pkt->entry_type == COMMAND_TYPE_6) {
  1662. ql_log(ql_log_warn, vha, 0x5030,
  1663. "Error entry - invalid handle.\n");
  1664. if (IS_QLA82XX(ha))
  1665. set_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags);
  1666. else
  1667. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  1668. qla2xxx_wake_dpc(vha);
  1669. }
  1670. }
  1671. /**
  1672. * qla24xx_mbx_completion() - Process mailbox command completions.
  1673. * @ha: SCSI driver HA context
  1674. * @mb0: Mailbox0 register
  1675. */
  1676. static void
  1677. qla24xx_mbx_completion(scsi_qla_host_t *vha, uint16_t mb0)
  1678. {
  1679. uint16_t cnt;
  1680. uint16_t __iomem *wptr;
  1681. struct qla_hw_data *ha = vha->hw;
  1682. struct device_reg_24xx __iomem *reg = &ha->iobase->isp24;
  1683. /* Load return mailbox registers. */
  1684. ha->flags.mbox_int = 1;
  1685. ha->mailbox_out[0] = mb0;
  1686. wptr = (uint16_t __iomem *)&reg->mailbox1;
  1687. for (cnt = 1; cnt < ha->mbx_count; cnt++) {
  1688. ha->mailbox_out[cnt] = RD_REG_WORD(wptr);
  1689. wptr++;
  1690. }
  1691. if (ha->mcp) {
  1692. ql_dbg(ql_dbg_async, vha, 0x504d,
  1693. "Got mailbox completion. cmd=%x.\n", ha->mcp->mb[0]);
  1694. } else {
  1695. ql_dbg(ql_dbg_async, vha, 0x504e,
  1696. "MBX pointer ERROR.\n");
  1697. }
  1698. }
  1699. /**
  1700. * qla24xx_process_response_queue() - Process response queue entries.
  1701. * @ha: SCSI driver HA context
  1702. */
  1703. void qla24xx_process_response_queue(struct scsi_qla_host *vha,
  1704. struct rsp_que *rsp)
  1705. {
  1706. struct sts_entry_24xx *pkt;
  1707. struct qla_hw_data *ha = vha->hw;
  1708. if (!vha->flags.online)
  1709. return;
  1710. while (rsp->ring_ptr->signature != RESPONSE_PROCESSED) {
  1711. pkt = (struct sts_entry_24xx *)rsp->ring_ptr;
  1712. rsp->ring_index++;
  1713. if (rsp->ring_index == rsp->length) {
  1714. rsp->ring_index = 0;
  1715. rsp->ring_ptr = rsp->ring;
  1716. } else {
  1717. rsp->ring_ptr++;
  1718. }
  1719. if (pkt->entry_status != 0) {
  1720. ql_dbg(ql_dbg_async, vha, 0x5029,
  1721. "Process error entry.\n");
  1722. qla2x00_error_entry(vha, rsp, (sts_entry_t *) pkt);
  1723. ((response_t *)pkt)->signature = RESPONSE_PROCESSED;
  1724. wmb();
  1725. continue;
  1726. }
  1727. switch (pkt->entry_type) {
  1728. case STATUS_TYPE:
  1729. qla2x00_status_entry(vha, rsp, pkt);
  1730. break;
  1731. case STATUS_CONT_TYPE:
  1732. qla2x00_status_cont_entry(rsp, (sts_cont_entry_t *)pkt);
  1733. break;
  1734. case VP_RPT_ID_IOCB_TYPE:
  1735. qla24xx_report_id_acquisition(vha,
  1736. (struct vp_rpt_id_entry_24xx *)pkt);
  1737. break;
  1738. case LOGINOUT_PORT_IOCB_TYPE:
  1739. qla24xx_logio_entry(vha, rsp->req,
  1740. (struct logio_entry_24xx *)pkt);
  1741. break;
  1742. case TSK_MGMT_IOCB_TYPE:
  1743. qla24xx_tm_iocb_entry(vha, rsp->req,
  1744. (struct tsk_mgmt_entry *)pkt);
  1745. break;
  1746. case CT_IOCB_TYPE:
  1747. qla24xx_els_ct_entry(vha, rsp->req, pkt, CT_IOCB_TYPE);
  1748. clear_bit(MBX_INTERRUPT, &vha->hw->mbx_cmd_flags);
  1749. break;
  1750. case ELS_IOCB_TYPE:
  1751. qla24xx_els_ct_entry(vha, rsp->req, pkt, ELS_IOCB_TYPE);
  1752. break;
  1753. default:
  1754. /* Type Not Supported. */
  1755. ql_dbg(ql_dbg_async, vha, 0x5042,
  1756. "Received unknown response pkt type %x "
  1757. "entry status=%x.\n",
  1758. pkt->entry_type, pkt->entry_status);
  1759. break;
  1760. }
  1761. ((response_t *)pkt)->signature = RESPONSE_PROCESSED;
  1762. wmb();
  1763. }
  1764. /* Adjust ring index */
  1765. if (IS_QLA82XX(ha)) {
  1766. struct device_reg_82xx __iomem *reg = &ha->iobase->isp82;
  1767. WRT_REG_DWORD(&reg->rsp_q_out[0], rsp->ring_index);
  1768. } else
  1769. WRT_REG_DWORD(rsp->rsp_q_out, rsp->ring_index);
  1770. }
  1771. static void
  1772. qla2xxx_check_risc_status(scsi_qla_host_t *vha)
  1773. {
  1774. int rval;
  1775. uint32_t cnt;
  1776. struct qla_hw_data *ha = vha->hw;
  1777. struct device_reg_24xx __iomem *reg = &ha->iobase->isp24;
  1778. if (!IS_QLA25XX(ha) && !IS_QLA81XX(ha))
  1779. return;
  1780. rval = QLA_SUCCESS;
  1781. WRT_REG_DWORD(&reg->iobase_addr, 0x7C00);
  1782. RD_REG_DWORD(&reg->iobase_addr);
  1783. WRT_REG_DWORD(&reg->iobase_window, 0x0001);
  1784. for (cnt = 10000; (RD_REG_DWORD(&reg->iobase_window) & BIT_0) == 0 &&
  1785. rval == QLA_SUCCESS; cnt--) {
  1786. if (cnt) {
  1787. WRT_REG_DWORD(&reg->iobase_window, 0x0001);
  1788. udelay(10);
  1789. } else
  1790. rval = QLA_FUNCTION_TIMEOUT;
  1791. }
  1792. if (rval == QLA_SUCCESS)
  1793. goto next_test;
  1794. WRT_REG_DWORD(&reg->iobase_window, 0x0003);
  1795. for (cnt = 100; (RD_REG_DWORD(&reg->iobase_window) & BIT_0) == 0 &&
  1796. rval == QLA_SUCCESS; cnt--) {
  1797. if (cnt) {
  1798. WRT_REG_DWORD(&reg->iobase_window, 0x0003);
  1799. udelay(10);
  1800. } else
  1801. rval = QLA_FUNCTION_TIMEOUT;
  1802. }
  1803. if (rval != QLA_SUCCESS)
  1804. goto done;
  1805. next_test:
  1806. if (RD_REG_DWORD(&reg->iobase_c8) & BIT_3)
  1807. ql_log(ql_log_info, vha, 0x504c,
  1808. "Additional code -- 0x55AA.\n");
  1809. done:
  1810. WRT_REG_DWORD(&reg->iobase_window, 0x0000);
  1811. RD_REG_DWORD(&reg->iobase_window);
  1812. }
  1813. /**
  1814. * qla24xx_intr_handler() - Process interrupts for the ISP23xx and ISP63xx.
  1815. * @irq:
  1816. * @dev_id: SCSI driver HA context
  1817. *
  1818. * Called by system whenever the host adapter generates an interrupt.
  1819. *
  1820. * Returns handled flag.
  1821. */
  1822. irqreturn_t
  1823. qla24xx_intr_handler(int irq, void *dev_id)
  1824. {
  1825. scsi_qla_host_t *vha;
  1826. struct qla_hw_data *ha;
  1827. struct device_reg_24xx __iomem *reg;
  1828. int status;
  1829. unsigned long iter;
  1830. uint32_t stat;
  1831. uint32_t hccr;
  1832. uint16_t mb[4];
  1833. struct rsp_que *rsp;
  1834. unsigned long flags;
  1835. rsp = (struct rsp_que *) dev_id;
  1836. if (!rsp) {
  1837. printk(KERN_INFO
  1838. "%s(): NULL response queue pointer.\n", __func__);
  1839. return IRQ_NONE;
  1840. }
  1841. ha = rsp->hw;
  1842. reg = &ha->iobase->isp24;
  1843. status = 0;
  1844. if (unlikely(pci_channel_offline(ha->pdev)))
  1845. return IRQ_HANDLED;
  1846. spin_lock_irqsave(&ha->hardware_lock, flags);
  1847. vha = pci_get_drvdata(ha->pdev);
  1848. for (iter = 50; iter--; ) {
  1849. stat = RD_REG_DWORD(&reg->host_status);
  1850. if (stat & HSRX_RISC_PAUSED) {
  1851. if (unlikely(pci_channel_offline(ha->pdev)))
  1852. break;
  1853. hccr = RD_REG_DWORD(&reg->hccr);
  1854. ql_log(ql_log_warn, vha, 0x504b,
  1855. "RISC paused -- HCCR=%x, Dumping firmware.\n",
  1856. hccr);
  1857. qla2xxx_check_risc_status(vha);
  1858. ha->isp_ops->fw_dump(vha, 1);
  1859. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  1860. break;
  1861. } else if ((stat & HSRX_RISC_INT) == 0)
  1862. break;
  1863. switch (stat & 0xff) {
  1864. case 0x1:
  1865. case 0x2:
  1866. case 0x10:
  1867. case 0x11:
  1868. qla24xx_mbx_completion(vha, MSW(stat));
  1869. status |= MBX_INTERRUPT;
  1870. break;
  1871. case 0x12:
  1872. mb[0] = MSW(stat);
  1873. mb[1] = RD_REG_WORD(&reg->mailbox1);
  1874. mb[2] = RD_REG_WORD(&reg->mailbox2);
  1875. mb[3] = RD_REG_WORD(&reg->mailbox3);
  1876. qla2x00_async_event(vha, rsp, mb);
  1877. break;
  1878. case 0x13:
  1879. case 0x14:
  1880. qla24xx_process_response_queue(vha, rsp);
  1881. break;
  1882. default:
  1883. ql_dbg(ql_dbg_async, vha, 0x504f,
  1884. "Unrecognized interrupt type (%d).\n", stat * 0xff);
  1885. break;
  1886. }
  1887. WRT_REG_DWORD(&reg->hccr, HCCRX_CLR_RISC_INT);
  1888. RD_REG_DWORD_RELAXED(&reg->hccr);
  1889. }
  1890. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  1891. if (test_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags) &&
  1892. (status & MBX_INTERRUPT) && ha->flags.mbox_int) {
  1893. set_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags);
  1894. complete(&ha->mbx_intr_comp);
  1895. }
  1896. return IRQ_HANDLED;
  1897. }
  1898. static irqreturn_t
  1899. qla24xx_msix_rsp_q(int irq, void *dev_id)
  1900. {
  1901. struct qla_hw_data *ha;
  1902. struct rsp_que *rsp;
  1903. struct device_reg_24xx __iomem *reg;
  1904. struct scsi_qla_host *vha;
  1905. unsigned long flags;
  1906. rsp = (struct rsp_que *) dev_id;
  1907. if (!rsp) {
  1908. printk(KERN_INFO
  1909. "%s(): NULL response queue pointer.\n", __func__);
  1910. return IRQ_NONE;
  1911. }
  1912. ha = rsp->hw;
  1913. reg = &ha->iobase->isp24;
  1914. spin_lock_irqsave(&ha->hardware_lock, flags);
  1915. vha = pci_get_drvdata(ha->pdev);
  1916. qla24xx_process_response_queue(vha, rsp);
  1917. if (!ha->flags.disable_msix_handshake) {
  1918. WRT_REG_DWORD(&reg->hccr, HCCRX_CLR_RISC_INT);
  1919. RD_REG_DWORD_RELAXED(&reg->hccr);
  1920. }
  1921. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  1922. return IRQ_HANDLED;
  1923. }
  1924. static irqreturn_t
  1925. qla25xx_msix_rsp_q(int irq, void *dev_id)
  1926. {
  1927. struct qla_hw_data *ha;
  1928. struct rsp_que *rsp;
  1929. struct device_reg_24xx __iomem *reg;
  1930. unsigned long flags;
  1931. rsp = (struct rsp_que *) dev_id;
  1932. if (!rsp) {
  1933. printk(KERN_INFO
  1934. "%s(): NULL response queue pointer.\n", __func__);
  1935. return IRQ_NONE;
  1936. }
  1937. ha = rsp->hw;
  1938. /* Clear the interrupt, if enabled, for this response queue */
  1939. if (rsp->options & ~BIT_6) {
  1940. reg = &ha->iobase->isp24;
  1941. spin_lock_irqsave(&ha->hardware_lock, flags);
  1942. WRT_REG_DWORD(&reg->hccr, HCCRX_CLR_RISC_INT);
  1943. RD_REG_DWORD_RELAXED(&reg->hccr);
  1944. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  1945. }
  1946. queue_work_on((int) (rsp->id - 1), ha->wq, &rsp->q_work);
  1947. return IRQ_HANDLED;
  1948. }
  1949. static irqreturn_t
  1950. qla24xx_msix_default(int irq, void *dev_id)
  1951. {
  1952. scsi_qla_host_t *vha;
  1953. struct qla_hw_data *ha;
  1954. struct rsp_que *rsp;
  1955. struct device_reg_24xx __iomem *reg;
  1956. int status;
  1957. uint32_t stat;
  1958. uint32_t hccr;
  1959. uint16_t mb[4];
  1960. unsigned long flags;
  1961. rsp = (struct rsp_que *) dev_id;
  1962. if (!rsp) {
  1963. printk(KERN_INFO
  1964. "%s(): NULL response queue pointer.\n", __func__);
  1965. return IRQ_NONE;
  1966. }
  1967. ha = rsp->hw;
  1968. reg = &ha->iobase->isp24;
  1969. status = 0;
  1970. spin_lock_irqsave(&ha->hardware_lock, flags);
  1971. vha = pci_get_drvdata(ha->pdev);
  1972. do {
  1973. stat = RD_REG_DWORD(&reg->host_status);
  1974. if (stat & HSRX_RISC_PAUSED) {
  1975. if (unlikely(pci_channel_offline(ha->pdev)))
  1976. break;
  1977. hccr = RD_REG_DWORD(&reg->hccr);
  1978. ql_log(ql_log_info, vha, 0x5050,
  1979. "RISC paused -- HCCR=%x, Dumping firmware.\n",
  1980. hccr);
  1981. qla2xxx_check_risc_status(vha);
  1982. ha->isp_ops->fw_dump(vha, 1);
  1983. set_bit(ISP_ABORT_NEEDED, &vha->dpc_flags);
  1984. break;
  1985. } else if ((stat & HSRX_RISC_INT) == 0)
  1986. break;
  1987. switch (stat & 0xff) {
  1988. case 0x1:
  1989. case 0x2:
  1990. case 0x10:
  1991. case 0x11:
  1992. qla24xx_mbx_completion(vha, MSW(stat));
  1993. status |= MBX_INTERRUPT;
  1994. break;
  1995. case 0x12:
  1996. mb[0] = MSW(stat);
  1997. mb[1] = RD_REG_WORD(&reg->mailbox1);
  1998. mb[2] = RD_REG_WORD(&reg->mailbox2);
  1999. mb[3] = RD_REG_WORD(&reg->mailbox3);
  2000. qla2x00_async_event(vha, rsp, mb);
  2001. break;
  2002. case 0x13:
  2003. case 0x14:
  2004. qla24xx_process_response_queue(vha, rsp);
  2005. break;
  2006. default:
  2007. ql_dbg(ql_dbg_async, vha, 0x5051,
  2008. "Unrecognized interrupt type (%d).\n", stat & 0xff);
  2009. break;
  2010. }
  2011. WRT_REG_DWORD(&reg->hccr, HCCRX_CLR_RISC_INT);
  2012. } while (0);
  2013. spin_unlock_irqrestore(&ha->hardware_lock, flags);
  2014. if (test_bit(MBX_INTR_WAIT, &ha->mbx_cmd_flags) &&
  2015. (status & MBX_INTERRUPT) && ha->flags.mbox_int) {
  2016. set_bit(MBX_INTERRUPT, &ha->mbx_cmd_flags);
  2017. complete(&ha->mbx_intr_comp);
  2018. }
  2019. return IRQ_HANDLED;
  2020. }
  2021. /* Interrupt handling helpers. */
  2022. struct qla_init_msix_entry {
  2023. const char *name;
  2024. irq_handler_t handler;
  2025. };
  2026. static struct qla_init_msix_entry msix_entries[3] = {
  2027. { "qla2xxx (default)", qla24xx_msix_default },
  2028. { "qla2xxx (rsp_q)", qla24xx_msix_rsp_q },
  2029. { "qla2xxx (multiq)", qla25xx_msix_rsp_q },
  2030. };
  2031. static struct qla_init_msix_entry qla82xx_msix_entries[2] = {
  2032. { "qla2xxx (default)", qla82xx_msix_default },
  2033. { "qla2xxx (rsp_q)", qla82xx_msix_rsp_q },
  2034. };
  2035. static void
  2036. qla24xx_disable_msix(struct qla_hw_data *ha)
  2037. {
  2038. int i;
  2039. struct qla_msix_entry *qentry;
  2040. scsi_qla_host_t *vha = pci_get_drvdata(ha->pdev);
  2041. for (i = 0; i < ha->msix_count; i++) {
  2042. qentry = &ha->msix_entries[i];
  2043. if (qentry->have_irq)
  2044. free_irq(qentry->vector, qentry->rsp);
  2045. }
  2046. pci_disable_msix(ha->pdev);
  2047. kfree(ha->msix_entries);
  2048. ha->msix_entries = NULL;
  2049. ha->flags.msix_enabled = 0;
  2050. ql_dbg(ql_dbg_init, vha, 0x0042,
  2051. "Disabled the MSI.\n");
  2052. }
  2053. static int
  2054. qla24xx_enable_msix(struct qla_hw_data *ha, struct rsp_que *rsp)
  2055. {
  2056. #define MIN_MSIX_COUNT 2
  2057. int i, ret;
  2058. struct msix_entry *entries;
  2059. struct qla_msix_entry *qentry;
  2060. scsi_qla_host_t *vha = pci_get_drvdata(ha->pdev);
  2061. entries = kzalloc(sizeof(struct msix_entry) * ha->msix_count,
  2062. GFP_KERNEL);
  2063. if (!entries) {
  2064. ql_log(ql_log_warn, vha, 0x00bc,
  2065. "Failed to allocate memory for msix_entry.\n");
  2066. return -ENOMEM;
  2067. }
  2068. for (i = 0; i < ha->msix_count; i++)
  2069. entries[i].entry = i;
  2070. ret = pci_enable_msix(ha->pdev, entries, ha->msix_count);
  2071. if (ret) {
  2072. if (ret < MIN_MSIX_COUNT)
  2073. goto msix_failed;
  2074. ql_log(ql_log_warn, vha, 0x00c6,
  2075. "MSI-X: Failed to enable support "
  2076. "-- %d/%d\n Retry with %d vectors.\n",
  2077. ha->msix_count, ret, ret);
  2078. ha->msix_count = ret;
  2079. ret = pci_enable_msix(ha->pdev, entries, ha->msix_count);
  2080. if (ret) {
  2081. msix_failed:
  2082. ql_log(ql_log_fatal, vha, 0x00c7,
  2083. "MSI-X: Failed to enable support, "
  2084. "giving up -- %d/%d.\n",
  2085. ha->msix_count, ret);
  2086. goto msix_out;
  2087. }
  2088. ha->max_rsp_queues = ha->msix_count - 1;
  2089. }
  2090. ha->msix_entries = kzalloc(sizeof(struct qla_msix_entry) *
  2091. ha->msix_count, GFP_KERNEL);
  2092. if (!ha->msix_entries) {
  2093. ql_log(ql_log_fatal, vha, 0x00c8,
  2094. "Failed to allocate memory for ha->msix_entries.\n");
  2095. ret = -ENOMEM;
  2096. goto msix_out;
  2097. }
  2098. ha->flags.msix_enabled = 1;
  2099. for (i = 0; i < ha->msix_count; i++) {
  2100. qentry = &ha->msix_entries[i];
  2101. qentry->vector = entries[i].vector;
  2102. qentry->entry = entries[i].entry;
  2103. qentry->have_irq = 0;
  2104. qentry->rsp = NULL;
  2105. }
  2106. /* Enable MSI-X vectors for the base queue */
  2107. for (i = 0; i < 2; i++) {
  2108. qentry = &ha->msix_entries[i];
  2109. if (IS_QLA82XX(ha)) {
  2110. ret = request_irq(qentry->vector,
  2111. qla82xx_msix_entries[i].handler,
  2112. 0, qla82xx_msix_entries[i].name, rsp);
  2113. } else {
  2114. ret = request_irq(qentry->vector,
  2115. msix_entries[i].handler,
  2116. 0, msix_entries[i].name, rsp);
  2117. }
  2118. if (ret) {
  2119. ql_log(ql_log_fatal, vha, 0x00cb,
  2120. "MSI-X: unable to register handler -- %x/%d.\n",
  2121. qentry->vector, ret);
  2122. qla24xx_disable_msix(ha);
  2123. ha->mqenable = 0;
  2124. goto msix_out;
  2125. }
  2126. qentry->have_irq = 1;
  2127. qentry->rsp = rsp;
  2128. rsp->msix = qentry;
  2129. }
  2130. /* Enable MSI-X vector for response queue update for queue 0 */
  2131. if (ha->mqiobase && (ha->max_rsp_queues > 1 || ha->max_req_queues > 1))
  2132. ha->mqenable = 1;
  2133. ql_dbg(ql_dbg_multiq, vha, 0xc005,
  2134. "mqiobase=%p, max_rsp_queues=%d, max_req_queues=%d.\n",
  2135. ha->mqiobase, ha->max_rsp_queues, ha->max_req_queues);
  2136. ql_dbg(ql_dbg_init, vha, 0x0055,
  2137. "mqiobase=%p, max_rsp_queues=%d, max_req_queues=%d.\n",
  2138. ha->mqiobase, ha->max_rsp_queues, ha->max_req_queues);
  2139. msix_out:
  2140. kfree(entries);
  2141. return ret;
  2142. }
  2143. int
  2144. qla2x00_request_irqs(struct qla_hw_data *ha, struct rsp_que *rsp)
  2145. {
  2146. int ret;
  2147. device_reg_t __iomem *reg = ha->iobase;
  2148. scsi_qla_host_t *vha = pci_get_drvdata(ha->pdev);
  2149. /* If possible, enable MSI-X. */
  2150. if (!IS_QLA2432(ha) && !IS_QLA2532(ha) &&
  2151. !IS_QLA8432(ha) && !IS_QLA8XXX_TYPE(ha))
  2152. goto skip_msi;
  2153. if (ha->pdev->subsystem_vendor == PCI_VENDOR_ID_HP &&
  2154. (ha->pdev->subsystem_device == 0x7040 ||
  2155. ha->pdev->subsystem_device == 0x7041 ||
  2156. ha->pdev->subsystem_device == 0x1705)) {
  2157. ql_log(ql_log_warn, vha, 0x0034,
  2158. "MSI-X: Unsupported ISP 2432 SSVID/SSDID (0x%X,0x%X).\n",
  2159. ha->pdev->subsystem_vendor,
  2160. ha->pdev->subsystem_device);
  2161. goto skip_msi;
  2162. }
  2163. if (IS_QLA2432(ha) && (ha->pdev->revision < QLA_MSIX_CHIP_REV_24XX ||
  2164. !QLA_MSIX_FW_MODE_1(ha->fw_attributes))) {
  2165. ql_log(ql_log_warn, vha, 0x0035,
  2166. "MSI-X; Unsupported ISP2432 (0x%X, 0x%X).\n",
  2167. ha->pdev->revision, ha->fw_attributes);
  2168. goto skip_msix;
  2169. }
  2170. ret = qla24xx_enable_msix(ha, rsp);
  2171. if (!ret) {
  2172. ql_dbg(ql_dbg_init, vha, 0x0036,
  2173. "MSI-X: Enabled (0x%X, 0x%X).\n",
  2174. ha->chip_revision, ha->fw_attributes);
  2175. goto clear_risc_ints;
  2176. }
  2177. ql_log(ql_log_info, vha, 0x0037,
  2178. "MSI-X Falling back-to MSI mode -%d.\n", ret);
  2179. skip_msix:
  2180. if (!IS_QLA24XX(ha) && !IS_QLA2532(ha) && !IS_QLA8432(ha) &&
  2181. !IS_QLA8001(ha))
  2182. goto skip_msi;
  2183. ret = pci_enable_msi(ha->pdev);
  2184. if (!ret) {
  2185. ql_dbg(ql_dbg_init, vha, 0x0038,
  2186. "MSI: Enabled.\n");
  2187. ha->flags.msi_enabled = 1;
  2188. } else
  2189. ql_log(ql_log_warn, vha, 0x0039,
  2190. "MSI-X; Falling back-to INTa mode -- %d.\n", ret);
  2191. skip_msi:
  2192. ret = request_irq(ha->pdev->irq, ha->isp_ops->intr_handler,
  2193. ha->flags.msi_enabled ? 0 : IRQF_SHARED,
  2194. QLA2XXX_DRIVER_NAME, rsp);
  2195. if (ret) {
  2196. ql_log(ql_log_warn, vha, 0x003a,
  2197. "Failed to reserve interrupt %d already in use.\n",
  2198. ha->pdev->irq);
  2199. goto fail;
  2200. }
  2201. clear_risc_ints:
  2202. /*
  2203. * FIXME: Noted that 8014s were being dropped during NK testing.
  2204. * Timing deltas during MSI-X/INTa transitions?
  2205. */
  2206. if (IS_QLA81XX(ha) || IS_QLA82XX(ha))
  2207. goto fail;
  2208. spin_lock_irq(&ha->hardware_lock);
  2209. if (IS_FWI2_CAPABLE(ha)) {
  2210. WRT_REG_DWORD(&reg->isp24.hccr, HCCRX_CLR_HOST_INT);
  2211. WRT_REG_DWORD(&reg->isp24.hccr, HCCRX_CLR_RISC_INT);
  2212. } else {
  2213. WRT_REG_WORD(&reg->isp.semaphore, 0);
  2214. WRT_REG_WORD(&reg->isp.hccr, HCCR_CLR_RISC_INT);
  2215. WRT_REG_WORD(&reg->isp.hccr, HCCR_CLR_HOST_INT);
  2216. }
  2217. spin_unlock_irq(&ha->hardware_lock);
  2218. fail:
  2219. return ret;
  2220. }
  2221. void
  2222. qla2x00_free_irqs(scsi_qla_host_t *vha)
  2223. {
  2224. struct qla_hw_data *ha = vha->hw;
  2225. struct rsp_que *rsp = ha->rsp_q_map[0];
  2226. if (ha->flags.msix_enabled)
  2227. qla24xx_disable_msix(ha);
  2228. else if (ha->flags.msi_enabled) {
  2229. free_irq(ha->pdev->irq, rsp);
  2230. pci_disable_msi(ha->pdev);
  2231. } else
  2232. free_irq(ha->pdev->irq, rsp);
  2233. }
  2234. int qla25xx_request_irq(struct rsp_que *rsp)
  2235. {
  2236. struct qla_hw_data *ha = rsp->hw;
  2237. struct qla_init_msix_entry *intr = &msix_entries[2];
  2238. struct qla_msix_entry *msix = rsp->msix;
  2239. scsi_qla_host_t *vha = pci_get_drvdata(ha->pdev);
  2240. int ret;
  2241. ret = request_irq(msix->vector, intr->handler, 0, intr->name, rsp);
  2242. if (ret) {
  2243. ql_log(ql_log_fatal, vha, 0x00e6,
  2244. "MSI-X: Unable to register handler -- %x/%d.\n",
  2245. msix->vector, ret);
  2246. return ret;
  2247. }
  2248. msix->have_irq = 1;
  2249. msix->rsp = rsp;
  2250. return ret;
  2251. }