adapter.h 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534
  1. /*
  2. * This file is part of the Chelsio T4 PCI-E SR-IOV Virtual Function Ethernet
  3. * driver for Linux.
  4. *
  5. * Copyright (c) 2009-2010 Chelsio Communications, Inc. All rights reserved.
  6. *
  7. * This software is available to you under a choice of one of two
  8. * licenses. You may choose to be licensed under the terms of the GNU
  9. * General Public License (GPL) Version 2, available from the file
  10. * COPYING in the main directory of this source tree, or the
  11. * OpenIB.org BSD license below:
  12. *
  13. * Redistribution and use in source and binary forms, with or
  14. * without modification, are permitted provided that the following
  15. * conditions are met:
  16. *
  17. * - Redistributions of source code must retain the above
  18. * copyright notice, this list of conditions and the following
  19. * disclaimer.
  20. *
  21. * - Redistributions in binary form must reproduce the above
  22. * copyright notice, this list of conditions and the following
  23. * disclaimer in the documentation and/or other materials
  24. * provided with the distribution.
  25. *
  26. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  27. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  28. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  29. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  30. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  31. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  32. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  33. * SOFTWARE.
  34. */
  35. /*
  36. * This file should not be included directly. Include t4vf_common.h instead.
  37. */
  38. #ifndef __CXGB4VF_ADAPTER_H__
  39. #define __CXGB4VF_ADAPTER_H__
  40. #include <linux/interrupt.h>
  41. #include <linux/pci.h>
  42. #include <linux/spinlock.h>
  43. #include <linux/skbuff.h>
  44. #include <linux/if_ether.h>
  45. #include <linux/netdevice.h>
  46. #include "../cxgb4/t4_hw.h"
  47. /*
  48. * Constants of the implementation.
  49. */
  50. enum {
  51. MAX_NPORTS = 1, /* max # of "ports" */
  52. MAX_PORT_QSETS = 8, /* max # of Queue Sets / "port" */
  53. MAX_ETH_QSETS = MAX_NPORTS*MAX_PORT_QSETS,
  54. /*
  55. * MSI-X interrupt index usage.
  56. */
  57. MSIX_FW = 0, /* MSI-X index for firmware Q */
  58. MSIX_IQFLINT = 1, /* MSI-X index base for Ingress Qs */
  59. MSIX_EXTRAS = 1,
  60. MSIX_ENTRIES = MAX_ETH_QSETS + MSIX_EXTRAS,
  61. /*
  62. * The maximum number of Ingress and Egress Queues is determined by
  63. * the maximum number of "Queue Sets" which we support plus any
  64. * ancillary queues. Each "Queue Set" requires one Ingress Queue
  65. * for RX Packet Ingress Event notifications and two Egress Queues for
  66. * a Free List and an Ethernet TX list.
  67. */
  68. INGQ_EXTRAS = 2, /* firmware event queue and */
  69. /* forwarded interrupts */
  70. MAX_INGQ = MAX_ETH_QSETS+INGQ_EXTRAS,
  71. MAX_EGRQ = MAX_ETH_QSETS*2,
  72. };
  73. /*
  74. * Forward structure definition references.
  75. */
  76. struct adapter;
  77. struct sge_eth_rxq;
  78. struct sge_rspq;
  79. /*
  80. * Per-"port" information. This is really per-Virtual Interface information
  81. * but the use of the "port" nomanclature makes it easier to go back and forth
  82. * between the PF and VF drivers ...
  83. */
  84. struct port_info {
  85. struct adapter *adapter; /* our adapter */
  86. u16 viid; /* virtual interface ID */
  87. s16 xact_addr_filt; /* index of our MAC address filter */
  88. u16 rss_size; /* size of VI's RSS table slice */
  89. u8 pidx; /* index into adapter port[] */
  90. u8 port_id; /* physical port ID */
  91. u8 nqsets; /* # of "Queue Sets" */
  92. u8 first_qset; /* index of first "Queue Set" */
  93. struct link_config link_cfg; /* physical port configuration */
  94. };
  95. /*
  96. * Scatter Gather Engine resources for the "adapter". Our ingress and egress
  97. * queues are organized into "Queue Sets" with one ingress and one egress
  98. * queue per Queue Set. These Queue Sets are aportionable between the "ports"
  99. * (Virtual Interfaces). One extra ingress queue is used to receive
  100. * asynchronous messages from the firmware. Note that the "Queue IDs" that we
  101. * use here are really "Relative Queue IDs" which are returned as part of the
  102. * firmware command to allocate queues. These queue IDs are relative to the
  103. * absolute Queue ID base of the section of the Queue ID space allocated to
  104. * the PF/VF.
  105. */
  106. /*
  107. * SGE free-list queue state.
  108. */
  109. struct rx_sw_desc;
  110. struct sge_fl {
  111. unsigned int avail; /* # of available RX buffers */
  112. unsigned int pend_cred; /* new buffers since last FL DB ring */
  113. unsigned int cidx; /* consumer index */
  114. unsigned int pidx; /* producer index */
  115. unsigned long alloc_failed; /* # of buffer allocation failures */
  116. unsigned long large_alloc_failed;
  117. unsigned long starving; /* # of times FL was found starving */
  118. /*
  119. * Write-once/infrequently fields.
  120. * -------------------------------
  121. */
  122. unsigned int cntxt_id; /* SGE relative QID for the free list */
  123. unsigned int abs_id; /* SGE absolute QID for the free list */
  124. unsigned int size; /* capacity of free list */
  125. struct rx_sw_desc *sdesc; /* address of SW RX descriptor ring */
  126. __be64 *desc; /* address of HW RX descriptor ring */
  127. dma_addr_t addr; /* PCI bus address of hardware ring */
  128. };
  129. /*
  130. * An ingress packet gather list.
  131. */
  132. struct pkt_gl {
  133. skb_frag_t frags[MAX_SKB_FRAGS];
  134. void *va; /* virtual address of first byte */
  135. unsigned int nfrags; /* # of fragments */
  136. unsigned int tot_len; /* total length of fragments */
  137. };
  138. typedef int (*rspq_handler_t)(struct sge_rspq *, const __be64 *,
  139. const struct pkt_gl *);
  140. /*
  141. * State for an SGE Response Queue.
  142. */
  143. struct sge_rspq {
  144. struct napi_struct napi; /* NAPI scheduling control */
  145. const __be64 *cur_desc; /* current descriptor in queue */
  146. unsigned int cidx; /* consumer index */
  147. u8 gen; /* current generation bit */
  148. u8 next_intr_params; /* holdoff params for next interrupt */
  149. int offset; /* offset into current FL buffer */
  150. unsigned int unhandled_irqs; /* bogus interrupts */
  151. /*
  152. * Write-once/infrequently fields.
  153. * -------------------------------
  154. */
  155. u8 intr_params; /* interrupt holdoff parameters */
  156. u8 pktcnt_idx; /* interrupt packet threshold */
  157. u8 idx; /* queue index within its group */
  158. u16 cntxt_id; /* SGE rel QID for the response Q */
  159. u16 abs_id; /* SGE abs QID for the response Q */
  160. __be64 *desc; /* address of hardware response ring */
  161. dma_addr_t phys_addr; /* PCI bus address of ring */
  162. unsigned int iqe_len; /* entry size */
  163. unsigned int size; /* capcity of response Q */
  164. struct adapter *adapter; /* our adapter */
  165. struct net_device *netdev; /* associated net device */
  166. rspq_handler_t handler; /* the handler for this response Q */
  167. };
  168. /*
  169. * Ethernet queue statistics
  170. */
  171. struct sge_eth_stats {
  172. unsigned long pkts; /* # of ethernet packets */
  173. unsigned long lro_pkts; /* # of LRO super packets */
  174. unsigned long lro_merged; /* # of wire packets merged by LRO */
  175. unsigned long rx_cso; /* # of Rx checksum offloads */
  176. unsigned long vlan_ex; /* # of Rx VLAN extractions */
  177. unsigned long rx_drops; /* # of packets dropped due to no mem */
  178. };
  179. /*
  180. * State for an Ethernet Receive Queue.
  181. */
  182. struct sge_eth_rxq {
  183. struct sge_rspq rspq; /* Response Queue */
  184. struct sge_fl fl; /* Free List */
  185. struct sge_eth_stats stats; /* receive statistics */
  186. };
  187. /*
  188. * SGE Transmit Queue state. This contains all of the resources associated
  189. * with the hardware status of a TX Queue which is a circular ring of hardware
  190. * TX Descriptors. For convenience, it also contains a pointer to a parallel
  191. * "Software Descriptor" array but we don't know anything about it here other
  192. * than its type name.
  193. */
  194. struct tx_desc {
  195. /*
  196. * Egress Queues are measured in units of SGE_EQ_IDXSIZE by the
  197. * hardware: Sizes, Producer and Consumer indices, etc.
  198. */
  199. __be64 flit[SGE_EQ_IDXSIZE/sizeof(__be64)];
  200. };
  201. struct tx_sw_desc;
  202. struct sge_txq {
  203. unsigned int in_use; /* # of in-use TX descriptors */
  204. unsigned int size; /* # of descriptors */
  205. unsigned int cidx; /* SW consumer index */
  206. unsigned int pidx; /* producer index */
  207. unsigned long stops; /* # of times queue has been stopped */
  208. unsigned long restarts; /* # of queue restarts */
  209. /*
  210. * Write-once/infrequently fields.
  211. * -------------------------------
  212. */
  213. unsigned int cntxt_id; /* SGE relative QID for the TX Q */
  214. unsigned int abs_id; /* SGE absolute QID for the TX Q */
  215. struct tx_desc *desc; /* address of HW TX descriptor ring */
  216. struct tx_sw_desc *sdesc; /* address of SW TX descriptor ring */
  217. struct sge_qstat *stat; /* queue status entry */
  218. dma_addr_t phys_addr; /* PCI bus address of hardware ring */
  219. };
  220. /*
  221. * State for an Ethernet Transmit Queue.
  222. */
  223. struct sge_eth_txq {
  224. struct sge_txq q; /* SGE TX Queue */
  225. struct netdev_queue *txq; /* associated netdev TX queue */
  226. unsigned long tso; /* # of TSO requests */
  227. unsigned long tx_cso; /* # of TX checksum offloads */
  228. unsigned long vlan_ins; /* # of TX VLAN insertions */
  229. unsigned long mapping_err; /* # of I/O MMU packet mapping errors */
  230. };
  231. /*
  232. * The complete set of Scatter/Gather Engine resources.
  233. */
  234. struct sge {
  235. /*
  236. * Our "Queue Sets" ...
  237. */
  238. struct sge_eth_txq ethtxq[MAX_ETH_QSETS];
  239. struct sge_eth_rxq ethrxq[MAX_ETH_QSETS];
  240. /*
  241. * Extra ingress queues for asynchronous firmware events and
  242. * forwarded interrupts (when in MSI mode).
  243. */
  244. struct sge_rspq fw_evtq ____cacheline_aligned_in_smp;
  245. struct sge_rspq intrq ____cacheline_aligned_in_smp;
  246. spinlock_t intrq_lock;
  247. /*
  248. * State for managing "starving Free Lists" -- Free Lists which have
  249. * fallen below a certain threshold of buffers available to the
  250. * hardware and attempts to refill them up to that threshold have
  251. * failed. We have a regular "slow tick" timer process which will
  252. * make periodic attempts to refill these starving Free Lists ...
  253. */
  254. DECLARE_BITMAP(starving_fl, MAX_EGRQ);
  255. struct timer_list rx_timer;
  256. /*
  257. * State for cleaning up completed TX descriptors.
  258. */
  259. struct timer_list tx_timer;
  260. /*
  261. * Write-once/infrequently fields.
  262. * -------------------------------
  263. */
  264. u16 max_ethqsets; /* # of available Ethernet queue sets */
  265. u16 ethqsets; /* # of active Ethernet queue sets */
  266. u16 ethtxq_rover; /* Tx queue to clean up next */
  267. u16 timer_val[SGE_NTIMERS]; /* interrupt holdoff timer array */
  268. u8 counter_val[SGE_NCOUNTERS]; /* interrupt RX threshold array */
  269. /*
  270. * Reverse maps from Absolute Queue IDs to associated queue pointers.
  271. * The absolute Queue IDs are in a compact range which start at a
  272. * [potentially large] Base Queue ID. We perform the reverse map by
  273. * first converting the Absolute Queue ID into a Relative Queue ID by
  274. * subtracting off the Base Queue ID and then use a Relative Queue ID
  275. * indexed table to get the pointer to the corresponding software
  276. * queue structure.
  277. */
  278. unsigned int egr_base;
  279. unsigned int ingr_base;
  280. void *egr_map[MAX_EGRQ];
  281. struct sge_rspq *ingr_map[MAX_INGQ];
  282. };
  283. /*
  284. * Utility macros to convert Absolute- to Relative-Queue indices and Egress-
  285. * and Ingress-Queues. The EQ_MAP() and IQ_MAP() macros which provide
  286. * pointers to Ingress- and Egress-Queues can be used as both L- and R-values
  287. */
  288. #define EQ_IDX(s, abs_id) ((unsigned int)((abs_id) - (s)->egr_base))
  289. #define IQ_IDX(s, abs_id) ((unsigned int)((abs_id) - (s)->ingr_base))
  290. #define EQ_MAP(s, abs_id) ((s)->egr_map[EQ_IDX(s, abs_id)])
  291. #define IQ_MAP(s, abs_id) ((s)->ingr_map[IQ_IDX(s, abs_id)])
  292. /*
  293. * Macro to iterate across Queue Sets ("rxq" is a historic misnomer).
  294. */
  295. #define for_each_ethrxq(sge, iter) \
  296. for (iter = 0; iter < (sge)->ethqsets; iter++)
  297. /*
  298. * Per-"adapter" (Virtual Function) information.
  299. */
  300. struct adapter {
  301. /* PCI resources */
  302. void __iomem *regs;
  303. struct pci_dev *pdev;
  304. struct device *pdev_dev;
  305. /* "adapter" resources */
  306. unsigned long registered_device_map;
  307. unsigned long open_device_map;
  308. unsigned long flags;
  309. struct adapter_params params;
  310. /* queue and interrupt resources */
  311. struct {
  312. unsigned short vec;
  313. char desc[22];
  314. } msix_info[MSIX_ENTRIES];
  315. struct sge sge;
  316. /* Linux network device resources */
  317. struct net_device *port[MAX_NPORTS];
  318. const char *name;
  319. unsigned int msg_enable;
  320. /* debugfs resources */
  321. struct dentry *debugfs_root;
  322. /* various locks */
  323. spinlock_t stats_lock;
  324. };
  325. enum { /* adapter flags */
  326. FULL_INIT_DONE = (1UL << 0),
  327. USING_MSI = (1UL << 1),
  328. USING_MSIX = (1UL << 2),
  329. QUEUES_BOUND = (1UL << 3),
  330. };
  331. /*
  332. * The following register read/write routine definitions are required by
  333. * the common code.
  334. */
  335. /**
  336. * t4_read_reg - read a HW register
  337. * @adapter: the adapter
  338. * @reg_addr: the register address
  339. *
  340. * Returns the 32-bit value of the given HW register.
  341. */
  342. static inline u32 t4_read_reg(struct adapter *adapter, u32 reg_addr)
  343. {
  344. return readl(adapter->regs + reg_addr);
  345. }
  346. /**
  347. * t4_write_reg - write a HW register
  348. * @adapter: the adapter
  349. * @reg_addr: the register address
  350. * @val: the value to write
  351. *
  352. * Write a 32-bit value into the given HW register.
  353. */
  354. static inline void t4_write_reg(struct adapter *adapter, u32 reg_addr, u32 val)
  355. {
  356. writel(val, adapter->regs + reg_addr);
  357. }
  358. #ifndef readq
  359. static inline u64 readq(const volatile void __iomem *addr)
  360. {
  361. return readl(addr) + ((u64)readl(addr + 4) << 32);
  362. }
  363. static inline void writeq(u64 val, volatile void __iomem *addr)
  364. {
  365. writel(val, addr);
  366. writel(val >> 32, addr + 4);
  367. }
  368. #endif
  369. /**
  370. * t4_read_reg64 - read a 64-bit HW register
  371. * @adapter: the adapter
  372. * @reg_addr: the register address
  373. *
  374. * Returns the 64-bit value of the given HW register.
  375. */
  376. static inline u64 t4_read_reg64(struct adapter *adapter, u32 reg_addr)
  377. {
  378. return readq(adapter->regs + reg_addr);
  379. }
  380. /**
  381. * t4_write_reg64 - write a 64-bit HW register
  382. * @adapter: the adapter
  383. * @reg_addr: the register address
  384. * @val: the value to write
  385. *
  386. * Write a 64-bit value into the given HW register.
  387. */
  388. static inline void t4_write_reg64(struct adapter *adapter, u32 reg_addr,
  389. u64 val)
  390. {
  391. writeq(val, adapter->regs + reg_addr);
  392. }
  393. /**
  394. * port_name - return the string name of a port
  395. * @adapter: the adapter
  396. * @pidx: the port index
  397. *
  398. * Return the string name of the selected port.
  399. */
  400. static inline const char *port_name(struct adapter *adapter, int pidx)
  401. {
  402. return adapter->port[pidx]->name;
  403. }
  404. /**
  405. * t4_os_set_hw_addr - store a port's MAC address in SW
  406. * @adapter: the adapter
  407. * @pidx: the port index
  408. * @hw_addr: the Ethernet address
  409. *
  410. * Store the Ethernet address of the given port in SW. Called by the common
  411. * code when it retrieves a port's Ethernet address from EEPROM.
  412. */
  413. static inline void t4_os_set_hw_addr(struct adapter *adapter, int pidx,
  414. u8 hw_addr[])
  415. {
  416. memcpy(adapter->port[pidx]->dev_addr, hw_addr, ETH_ALEN);
  417. memcpy(adapter->port[pidx]->perm_addr, hw_addr, ETH_ALEN);
  418. }
  419. /**
  420. * netdev2pinfo - return the port_info structure associated with a net_device
  421. * @dev: the netdev
  422. *
  423. * Return the struct port_info associated with a net_device
  424. */
  425. static inline struct port_info *netdev2pinfo(const struct net_device *dev)
  426. {
  427. return netdev_priv(dev);
  428. }
  429. /**
  430. * adap2pinfo - return the port_info of a port
  431. * @adap: the adapter
  432. * @pidx: the port index
  433. *
  434. * Return the port_info structure for the adapter.
  435. */
  436. static inline struct port_info *adap2pinfo(struct adapter *adapter, int pidx)
  437. {
  438. return netdev_priv(adapter->port[pidx]);
  439. }
  440. /**
  441. * netdev2adap - return the adapter structure associated with a net_device
  442. * @dev: the netdev
  443. *
  444. * Return the struct adapter associated with a net_device
  445. */
  446. static inline struct adapter *netdev2adap(const struct net_device *dev)
  447. {
  448. return netdev2pinfo(dev)->adapter;
  449. }
  450. /*
  451. * OS "Callback" function declarations. These are functions that the OS code
  452. * is "contracted" to provide for the common code.
  453. */
  454. void t4vf_os_link_changed(struct adapter *, int, int);
  455. /*
  456. * SGE function prototype declarations.
  457. */
  458. int t4vf_sge_alloc_rxq(struct adapter *, struct sge_rspq *, bool,
  459. struct net_device *, int,
  460. struct sge_fl *, rspq_handler_t);
  461. int t4vf_sge_alloc_eth_txq(struct adapter *, struct sge_eth_txq *,
  462. struct net_device *, struct netdev_queue *,
  463. unsigned int);
  464. void t4vf_free_sge_resources(struct adapter *);
  465. int t4vf_eth_xmit(struct sk_buff *, struct net_device *);
  466. int t4vf_ethrx_handler(struct sge_rspq *, const __be64 *,
  467. const struct pkt_gl *);
  468. irq_handler_t t4vf_intr_handler(struct adapter *);
  469. irqreturn_t t4vf_sge_intr_msix(int, void *);
  470. int t4vf_sge_init(struct adapter *);
  471. void t4vf_sge_start(struct adapter *);
  472. void t4vf_sge_stop(struct adapter *);
  473. #endif /* __CXGB4VF_ADAPTER_H__ */