cxd2820r_core.c 20 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929
  1. /*
  2. * Sony CXD2820R demodulator driver
  3. *
  4. * Copyright (C) 2010 Antti Palosaari <crope@iki.fi>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License along
  17. * with this program; if not, write to the Free Software Foundation, Inc.,
  18. * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
  19. */
  20. #include "cxd2820r_priv.h"
  21. int cxd2820r_debug;
  22. module_param_named(debug, cxd2820r_debug, int, 0644);
  23. MODULE_PARM_DESC(debug, "Turn on/off frontend debugging (default:off).");
  24. /* write multiple registers */
  25. static int cxd2820r_wr_regs_i2c(struct cxd2820r_priv *priv, u8 i2c, u8 reg,
  26. u8 *val, int len)
  27. {
  28. int ret;
  29. u8 buf[len+1];
  30. struct i2c_msg msg[1] = {
  31. {
  32. .addr = i2c,
  33. .flags = 0,
  34. .len = sizeof(buf),
  35. .buf = buf,
  36. }
  37. };
  38. buf[0] = reg;
  39. memcpy(&buf[1], val, len);
  40. ret = i2c_transfer(priv->i2c, msg, 1);
  41. if (ret == 1) {
  42. ret = 0;
  43. } else {
  44. warn("i2c wr failed ret:%d reg:%02x len:%d", ret, reg, len);
  45. ret = -EREMOTEIO;
  46. }
  47. return ret;
  48. }
  49. /* read multiple registers */
  50. static int cxd2820r_rd_regs_i2c(struct cxd2820r_priv *priv, u8 i2c, u8 reg,
  51. u8 *val, int len)
  52. {
  53. int ret;
  54. u8 buf[len];
  55. struct i2c_msg msg[2] = {
  56. {
  57. .addr = i2c,
  58. .flags = 0,
  59. .len = 1,
  60. .buf = &reg,
  61. }, {
  62. .addr = i2c,
  63. .flags = I2C_M_RD,
  64. .len = sizeof(buf),
  65. .buf = buf,
  66. }
  67. };
  68. ret = i2c_transfer(priv->i2c, msg, 2);
  69. if (ret == 2) {
  70. memcpy(val, buf, len);
  71. ret = 0;
  72. } else {
  73. warn("i2c rd failed ret:%d reg:%02x len:%d", ret, reg, len);
  74. ret = -EREMOTEIO;
  75. }
  76. return ret;
  77. }
  78. /* write multiple registers */
  79. int cxd2820r_wr_regs(struct cxd2820r_priv *priv, u32 reginfo, u8 *val,
  80. int len)
  81. {
  82. int ret;
  83. u8 i2c_addr;
  84. u8 reg = (reginfo >> 0) & 0xff;
  85. u8 bank = (reginfo >> 8) & 0xff;
  86. u8 i2c = (reginfo >> 16) & 0x01;
  87. /* select I2C */
  88. if (i2c)
  89. i2c_addr = priv->cfg.i2c_address | (1 << 1); /* DVB-C */
  90. else
  91. i2c_addr = priv->cfg.i2c_address; /* DVB-T/T2 */
  92. /* switch bank if needed */
  93. if (bank != priv->bank[i2c]) {
  94. ret = cxd2820r_wr_regs_i2c(priv, i2c_addr, 0x00, &bank, 1);
  95. if (ret)
  96. return ret;
  97. priv->bank[i2c] = bank;
  98. }
  99. return cxd2820r_wr_regs_i2c(priv, i2c_addr, reg, val, len);
  100. }
  101. /* read multiple registers */
  102. int cxd2820r_rd_regs(struct cxd2820r_priv *priv, u32 reginfo, u8 *val,
  103. int len)
  104. {
  105. int ret;
  106. u8 i2c_addr;
  107. u8 reg = (reginfo >> 0) & 0xff;
  108. u8 bank = (reginfo >> 8) & 0xff;
  109. u8 i2c = (reginfo >> 16) & 0x01;
  110. /* select I2C */
  111. if (i2c)
  112. i2c_addr = priv->cfg.i2c_address | (1 << 1); /* DVB-C */
  113. else
  114. i2c_addr = priv->cfg.i2c_address; /* DVB-T/T2 */
  115. /* switch bank if needed */
  116. if (bank != priv->bank[i2c]) {
  117. ret = cxd2820r_wr_regs_i2c(priv, i2c_addr, 0x00, &bank, 1);
  118. if (ret)
  119. return ret;
  120. priv->bank[i2c] = bank;
  121. }
  122. return cxd2820r_rd_regs_i2c(priv, i2c_addr, reg, val, len);
  123. }
  124. /* write single register */
  125. int cxd2820r_wr_reg(struct cxd2820r_priv *priv, u32 reg, u8 val)
  126. {
  127. return cxd2820r_wr_regs(priv, reg, &val, 1);
  128. }
  129. /* read single register */
  130. int cxd2820r_rd_reg(struct cxd2820r_priv *priv, u32 reg, u8 *val)
  131. {
  132. return cxd2820r_rd_regs(priv, reg, val, 1);
  133. }
  134. /* write single register with mask */
  135. int cxd2820r_wr_reg_mask(struct cxd2820r_priv *priv, u32 reg, u8 val,
  136. u8 mask)
  137. {
  138. int ret;
  139. u8 tmp;
  140. /* no need for read if whole reg is written */
  141. if (mask != 0xff) {
  142. ret = cxd2820r_rd_reg(priv, reg, &tmp);
  143. if (ret)
  144. return ret;
  145. val &= mask;
  146. tmp &= ~mask;
  147. val |= tmp;
  148. }
  149. return cxd2820r_wr_reg(priv, reg, val);
  150. }
  151. int cxd2820r_gpio(struct dvb_frontend *fe)
  152. {
  153. struct cxd2820r_priv *priv = fe->demodulator_priv;
  154. int ret, i;
  155. u8 *gpio, tmp0, tmp1;
  156. dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
  157. switch (fe->dtv_property_cache.delivery_system) {
  158. case SYS_DVBT:
  159. gpio = priv->cfg.gpio_dvbt;
  160. break;
  161. case SYS_DVBT2:
  162. gpio = priv->cfg.gpio_dvbt2;
  163. break;
  164. case SYS_DVBC_ANNEX_AC:
  165. gpio = priv->cfg.gpio_dvbc;
  166. break;
  167. default:
  168. ret = -EINVAL;
  169. goto error;
  170. }
  171. /* update GPIOs only when needed */
  172. if (!memcmp(gpio, priv->gpio, sizeof(priv->gpio)))
  173. return 0;
  174. tmp0 = 0x00;
  175. tmp1 = 0x00;
  176. for (i = 0; i < sizeof(priv->gpio); i++) {
  177. /* enable / disable */
  178. if (gpio[i] & CXD2820R_GPIO_E)
  179. tmp0 |= (2 << 6) >> (2 * i);
  180. else
  181. tmp0 |= (1 << 6) >> (2 * i);
  182. /* input / output */
  183. if (gpio[i] & CXD2820R_GPIO_I)
  184. tmp1 |= (1 << (3 + i));
  185. else
  186. tmp1 |= (0 << (3 + i));
  187. /* high / low */
  188. if (gpio[i] & CXD2820R_GPIO_H)
  189. tmp1 |= (1 << (0 + i));
  190. else
  191. tmp1 |= (0 << (0 + i));
  192. dbg("%s: GPIO i=%d %02x %02x", __func__, i, tmp0, tmp1);
  193. }
  194. dbg("%s: wr gpio=%02x %02x", __func__, tmp0, tmp1);
  195. /* write bits [7:2] */
  196. ret = cxd2820r_wr_reg_mask(priv, 0x00089, tmp0, 0xfc);
  197. if (ret)
  198. goto error;
  199. /* write bits [5:0] */
  200. ret = cxd2820r_wr_reg_mask(priv, 0x0008e, tmp1, 0x3f);
  201. if (ret)
  202. goto error;
  203. memcpy(priv->gpio, gpio, sizeof(priv->gpio));
  204. return ret;
  205. error:
  206. dbg("%s: failed:%d", __func__, ret);
  207. return ret;
  208. }
  209. /* lock FE */
  210. static int cxd2820r_lock(struct cxd2820r_priv *priv, int active_fe)
  211. {
  212. int ret = 0;
  213. dbg("%s: active_fe=%d", __func__, active_fe);
  214. mutex_lock(&priv->fe_lock);
  215. /* -1=NONE, 0=DVB-T/T2, 1=DVB-C */
  216. if (priv->active_fe == active_fe)
  217. ;
  218. else if (priv->active_fe == -1)
  219. priv->active_fe = active_fe;
  220. else
  221. ret = -EBUSY;
  222. mutex_unlock(&priv->fe_lock);
  223. return ret;
  224. }
  225. /* unlock FE */
  226. static void cxd2820r_unlock(struct cxd2820r_priv *priv, int active_fe)
  227. {
  228. dbg("%s: active_fe=%d", __func__, active_fe);
  229. mutex_lock(&priv->fe_lock);
  230. /* -1=NONE, 0=DVB-T/T2, 1=DVB-C */
  231. if (priv->active_fe == active_fe)
  232. priv->active_fe = -1;
  233. mutex_unlock(&priv->fe_lock);
  234. return;
  235. }
  236. /* 64 bit div with round closest, like DIV_ROUND_CLOSEST but 64 bit */
  237. u32 cxd2820r_div_u64_round_closest(u64 dividend, u32 divisor)
  238. {
  239. return div_u64(dividend + (divisor / 2), divisor);
  240. }
  241. static int cxd2820r_set_frontend(struct dvb_frontend *fe,
  242. struct dvb_frontend_parameters *p)
  243. {
  244. struct cxd2820r_priv *priv = fe->demodulator_priv;
  245. struct dtv_frontend_properties *c = &fe->dtv_property_cache;
  246. int ret;
  247. dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
  248. if (fe->ops.info.type == FE_OFDM) {
  249. /* DVB-T/T2 */
  250. ret = cxd2820r_lock(priv, 0);
  251. if (ret)
  252. return ret;
  253. switch (priv->delivery_system) {
  254. case SYS_UNDEFINED:
  255. if (c->delivery_system == SYS_DVBT) {
  256. /* SLEEP => DVB-T */
  257. ret = cxd2820r_set_frontend_t(fe, p);
  258. } else {
  259. /* SLEEP => DVB-T2 */
  260. ret = cxd2820r_set_frontend_t2(fe, p);
  261. }
  262. break;
  263. case SYS_DVBT:
  264. if (c->delivery_system == SYS_DVBT) {
  265. /* DVB-T => DVB-T */
  266. ret = cxd2820r_set_frontend_t(fe, p);
  267. } else if (c->delivery_system == SYS_DVBT2) {
  268. /* DVB-T => DVB-T2 */
  269. ret = cxd2820r_sleep_t(fe);
  270. if (ret)
  271. break;
  272. ret = cxd2820r_set_frontend_t2(fe, p);
  273. }
  274. break;
  275. case SYS_DVBT2:
  276. if (c->delivery_system == SYS_DVBT2) {
  277. /* DVB-T2 => DVB-T2 */
  278. ret = cxd2820r_set_frontend_t2(fe, p);
  279. } else if (c->delivery_system == SYS_DVBT) {
  280. /* DVB-T2 => DVB-T */
  281. ret = cxd2820r_sleep_t2(fe);
  282. if (ret)
  283. break;
  284. ret = cxd2820r_set_frontend_t(fe, p);
  285. }
  286. break;
  287. default:
  288. dbg("%s: error state=%d", __func__,
  289. priv->delivery_system);
  290. ret = -EINVAL;
  291. }
  292. } else {
  293. /* DVB-C */
  294. ret = cxd2820r_lock(priv, 1);
  295. if (ret)
  296. return ret;
  297. ret = cxd2820r_set_frontend_c(fe, p);
  298. }
  299. return ret;
  300. }
  301. static int cxd2820r_read_status(struct dvb_frontend *fe, fe_status_t *status)
  302. {
  303. struct cxd2820r_priv *priv = fe->demodulator_priv;
  304. int ret;
  305. dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
  306. if (fe->ops.info.type == FE_OFDM) {
  307. /* DVB-T/T2 */
  308. ret = cxd2820r_lock(priv, 0);
  309. if (ret)
  310. return ret;
  311. switch (fe->dtv_property_cache.delivery_system) {
  312. case SYS_DVBT:
  313. ret = cxd2820r_read_status_t(fe, status);
  314. break;
  315. case SYS_DVBT2:
  316. ret = cxd2820r_read_status_t2(fe, status);
  317. break;
  318. default:
  319. ret = -EINVAL;
  320. }
  321. } else {
  322. /* DVB-C */
  323. ret = cxd2820r_lock(priv, 1);
  324. if (ret)
  325. return ret;
  326. ret = cxd2820r_read_status_c(fe, status);
  327. }
  328. return ret;
  329. }
  330. static int cxd2820r_get_frontend(struct dvb_frontend *fe,
  331. struct dvb_frontend_parameters *p)
  332. {
  333. struct cxd2820r_priv *priv = fe->demodulator_priv;
  334. int ret;
  335. dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
  336. if (fe->ops.info.type == FE_OFDM) {
  337. /* DVB-T/T2 */
  338. ret = cxd2820r_lock(priv, 0);
  339. if (ret)
  340. return ret;
  341. switch (fe->dtv_property_cache.delivery_system) {
  342. case SYS_DVBT:
  343. ret = cxd2820r_get_frontend_t(fe, p);
  344. break;
  345. case SYS_DVBT2:
  346. ret = cxd2820r_get_frontend_t2(fe, p);
  347. break;
  348. default:
  349. ret = -EINVAL;
  350. }
  351. } else {
  352. /* DVB-C */
  353. ret = cxd2820r_lock(priv, 1);
  354. if (ret)
  355. return ret;
  356. ret = cxd2820r_get_frontend_c(fe, p);
  357. }
  358. return ret;
  359. }
  360. static int cxd2820r_read_ber(struct dvb_frontend *fe, u32 *ber)
  361. {
  362. struct cxd2820r_priv *priv = fe->demodulator_priv;
  363. int ret;
  364. dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
  365. if (fe->ops.info.type == FE_OFDM) {
  366. /* DVB-T/T2 */
  367. ret = cxd2820r_lock(priv, 0);
  368. if (ret)
  369. return ret;
  370. switch (fe->dtv_property_cache.delivery_system) {
  371. case SYS_DVBT:
  372. ret = cxd2820r_read_ber_t(fe, ber);
  373. break;
  374. case SYS_DVBT2:
  375. ret = cxd2820r_read_ber_t2(fe, ber);
  376. break;
  377. default:
  378. ret = -EINVAL;
  379. }
  380. } else {
  381. /* DVB-C */
  382. ret = cxd2820r_lock(priv, 1);
  383. if (ret)
  384. return ret;
  385. ret = cxd2820r_read_ber_c(fe, ber);
  386. }
  387. return ret;
  388. }
  389. static int cxd2820r_read_signal_strength(struct dvb_frontend *fe, u16 *strength)
  390. {
  391. struct cxd2820r_priv *priv = fe->demodulator_priv;
  392. int ret;
  393. dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
  394. if (fe->ops.info.type == FE_OFDM) {
  395. /* DVB-T/T2 */
  396. ret = cxd2820r_lock(priv, 0);
  397. if (ret)
  398. return ret;
  399. switch (fe->dtv_property_cache.delivery_system) {
  400. case SYS_DVBT:
  401. ret = cxd2820r_read_signal_strength_t(fe, strength);
  402. break;
  403. case SYS_DVBT2:
  404. ret = cxd2820r_read_signal_strength_t2(fe, strength);
  405. break;
  406. default:
  407. ret = -EINVAL;
  408. }
  409. } else {
  410. /* DVB-C */
  411. ret = cxd2820r_lock(priv, 1);
  412. if (ret)
  413. return ret;
  414. ret = cxd2820r_read_signal_strength_c(fe, strength);
  415. }
  416. return ret;
  417. }
  418. static int cxd2820r_read_snr(struct dvb_frontend *fe, u16 *snr)
  419. {
  420. struct cxd2820r_priv *priv = fe->demodulator_priv;
  421. int ret;
  422. dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
  423. if (fe->ops.info.type == FE_OFDM) {
  424. /* DVB-T/T2 */
  425. ret = cxd2820r_lock(priv, 0);
  426. if (ret)
  427. return ret;
  428. switch (fe->dtv_property_cache.delivery_system) {
  429. case SYS_DVBT:
  430. ret = cxd2820r_read_snr_t(fe, snr);
  431. break;
  432. case SYS_DVBT2:
  433. ret = cxd2820r_read_snr_t2(fe, snr);
  434. break;
  435. default:
  436. ret = -EINVAL;
  437. }
  438. } else {
  439. /* DVB-C */
  440. ret = cxd2820r_lock(priv, 1);
  441. if (ret)
  442. return ret;
  443. ret = cxd2820r_read_snr_c(fe, snr);
  444. }
  445. return ret;
  446. }
  447. static int cxd2820r_read_ucblocks(struct dvb_frontend *fe, u32 *ucblocks)
  448. {
  449. struct cxd2820r_priv *priv = fe->demodulator_priv;
  450. int ret;
  451. dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
  452. if (fe->ops.info.type == FE_OFDM) {
  453. /* DVB-T/T2 */
  454. ret = cxd2820r_lock(priv, 0);
  455. if (ret)
  456. return ret;
  457. switch (fe->dtv_property_cache.delivery_system) {
  458. case SYS_DVBT:
  459. ret = cxd2820r_read_ucblocks_t(fe, ucblocks);
  460. break;
  461. case SYS_DVBT2:
  462. ret = cxd2820r_read_ucblocks_t2(fe, ucblocks);
  463. break;
  464. default:
  465. ret = -EINVAL;
  466. }
  467. } else {
  468. /* DVB-C */
  469. ret = cxd2820r_lock(priv, 1);
  470. if (ret)
  471. return ret;
  472. ret = cxd2820r_read_ucblocks_c(fe, ucblocks);
  473. }
  474. return ret;
  475. }
  476. static int cxd2820r_init(struct dvb_frontend *fe)
  477. {
  478. struct cxd2820r_priv *priv = fe->demodulator_priv;
  479. int ret;
  480. dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
  481. priv->delivery_system = SYS_UNDEFINED;
  482. /* delivery system is unknown at that (init) phase */
  483. if (fe->ops.info.type == FE_OFDM) {
  484. /* DVB-T/T2 */
  485. ret = cxd2820r_lock(priv, 0);
  486. if (ret)
  487. return ret;
  488. ret = cxd2820r_init_t(fe);
  489. } else {
  490. /* DVB-C */
  491. ret = cxd2820r_lock(priv, 1);
  492. if (ret)
  493. return ret;
  494. ret = cxd2820r_init_c(fe);
  495. }
  496. return ret;
  497. }
  498. static int cxd2820r_sleep(struct dvb_frontend *fe)
  499. {
  500. struct cxd2820r_priv *priv = fe->demodulator_priv;
  501. int ret;
  502. dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
  503. if (fe->ops.info.type == FE_OFDM) {
  504. /* DVB-T/T2 */
  505. ret = cxd2820r_lock(priv, 0);
  506. if (ret)
  507. return ret;
  508. switch (fe->dtv_property_cache.delivery_system) {
  509. case SYS_DVBT:
  510. ret = cxd2820r_sleep_t(fe);
  511. break;
  512. case SYS_DVBT2:
  513. ret = cxd2820r_sleep_t2(fe);
  514. break;
  515. default:
  516. ret = -EINVAL;
  517. }
  518. cxd2820r_unlock(priv, 0);
  519. } else {
  520. /* DVB-C */
  521. ret = cxd2820r_lock(priv, 1);
  522. if (ret)
  523. return ret;
  524. ret = cxd2820r_sleep_c(fe);
  525. cxd2820r_unlock(priv, 1);
  526. }
  527. return ret;
  528. }
  529. static int cxd2820r_get_tune_settings(struct dvb_frontend *fe,
  530. struct dvb_frontend_tune_settings *s)
  531. {
  532. struct cxd2820r_priv *priv = fe->demodulator_priv;
  533. int ret;
  534. dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
  535. if (fe->ops.info.type == FE_OFDM) {
  536. /* DVB-T/T2 */
  537. ret = cxd2820r_lock(priv, 0);
  538. if (ret)
  539. return ret;
  540. switch (fe->dtv_property_cache.delivery_system) {
  541. case SYS_DVBT:
  542. ret = cxd2820r_get_tune_settings_t(fe, s);
  543. break;
  544. case SYS_DVBT2:
  545. ret = cxd2820r_get_tune_settings_t2(fe, s);
  546. break;
  547. default:
  548. ret = -EINVAL;
  549. }
  550. } else {
  551. /* DVB-C */
  552. ret = cxd2820r_lock(priv, 1);
  553. if (ret)
  554. return ret;
  555. ret = cxd2820r_get_tune_settings_c(fe, s);
  556. }
  557. return ret;
  558. }
  559. static enum dvbfe_search cxd2820r_search(struct dvb_frontend *fe,
  560. struct dvb_frontend_parameters *p)
  561. {
  562. struct cxd2820r_priv *priv = fe->demodulator_priv;
  563. struct dtv_frontend_properties *c = &fe->dtv_property_cache;
  564. int ret, i;
  565. fe_status_t status = 0;
  566. dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
  567. /* switch between DVB-T and DVB-T2 when tune fails */
  568. if (priv->last_tune_failed) {
  569. if (priv->delivery_system == SYS_DVBT)
  570. c->delivery_system = SYS_DVBT2;
  571. else
  572. c->delivery_system = SYS_DVBT;
  573. }
  574. /* set frontend */
  575. ret = cxd2820r_set_frontend(fe, p);
  576. if (ret)
  577. goto error;
  578. /* frontend lock wait loop count */
  579. switch (priv->delivery_system) {
  580. case SYS_DVBT:
  581. i = 20;
  582. break;
  583. case SYS_DVBT2:
  584. i = 40;
  585. break;
  586. case SYS_UNDEFINED:
  587. default:
  588. i = 0;
  589. break;
  590. }
  591. /* wait frontend lock */
  592. for (; i > 0; i--) {
  593. dbg("%s: LOOP=%d", __func__, i);
  594. msleep(50);
  595. ret = cxd2820r_read_status(fe, &status);
  596. if (ret)
  597. goto error;
  598. if (status & FE_HAS_SIGNAL)
  599. break;
  600. }
  601. /* check if we have a valid signal */
  602. if (status) {
  603. priv->last_tune_failed = 0;
  604. return DVBFE_ALGO_SEARCH_SUCCESS;
  605. } else {
  606. priv->last_tune_failed = 1;
  607. return DVBFE_ALGO_SEARCH_AGAIN;
  608. }
  609. error:
  610. dbg("%s: failed:%d", __func__, ret);
  611. return DVBFE_ALGO_SEARCH_ERROR;
  612. }
  613. static int cxd2820r_get_frontend_algo(struct dvb_frontend *fe)
  614. {
  615. return DVBFE_ALGO_CUSTOM;
  616. }
  617. static void cxd2820r_release(struct dvb_frontend *fe)
  618. {
  619. struct cxd2820r_priv *priv = fe->demodulator_priv;
  620. dbg("%s", __func__);
  621. if (fe->ops.info.type == FE_OFDM) {
  622. i2c_del_adapter(&priv->tuner_i2c_adapter);
  623. kfree(priv);
  624. }
  625. return;
  626. }
  627. static u32 cxd2820r_tuner_i2c_func(struct i2c_adapter *adapter)
  628. {
  629. return I2C_FUNC_I2C;
  630. }
  631. static int cxd2820r_tuner_i2c_xfer(struct i2c_adapter *i2c_adap,
  632. struct i2c_msg msg[], int num)
  633. {
  634. struct cxd2820r_priv *priv = i2c_get_adapdata(i2c_adap);
  635. int ret;
  636. u8 *obuf = kmalloc(msg[0].len + 2, GFP_KERNEL);
  637. struct i2c_msg msg2[2] = {
  638. {
  639. .addr = priv->cfg.i2c_address,
  640. .flags = 0,
  641. .len = msg[0].len + 2,
  642. .buf = obuf,
  643. }, {
  644. .addr = priv->cfg.i2c_address,
  645. .flags = I2C_M_RD,
  646. .len = msg[1].len,
  647. .buf = msg[1].buf,
  648. }
  649. };
  650. if (!obuf)
  651. return -ENOMEM;
  652. obuf[0] = 0x09;
  653. obuf[1] = (msg[0].addr << 1);
  654. if (num == 2) { /* I2C read */
  655. obuf[1] = (msg[0].addr << 1) | I2C_M_RD; /* I2C RD flag */
  656. msg2[0].len = msg[0].len + 2 - 1; /* '-1' maybe HW bug ? */
  657. }
  658. memcpy(&obuf[2], msg[0].buf, msg[0].len);
  659. ret = i2c_transfer(priv->i2c, msg2, num);
  660. if (ret < 0)
  661. warn("tuner i2c failed ret:%d", ret);
  662. kfree(obuf);
  663. return ret;
  664. }
  665. static struct i2c_algorithm cxd2820r_tuner_i2c_algo = {
  666. .master_xfer = cxd2820r_tuner_i2c_xfer,
  667. .functionality = cxd2820r_tuner_i2c_func,
  668. };
  669. struct i2c_adapter *cxd2820r_get_tuner_i2c_adapter(struct dvb_frontend *fe)
  670. {
  671. struct cxd2820r_priv *priv = fe->demodulator_priv;
  672. return &priv->tuner_i2c_adapter;
  673. }
  674. EXPORT_SYMBOL(cxd2820r_get_tuner_i2c_adapter);
  675. static struct dvb_frontend_ops cxd2820r_ops[2];
  676. struct dvb_frontend *cxd2820r_attach(const struct cxd2820r_config *cfg,
  677. struct i2c_adapter *i2c, struct dvb_frontend *fe)
  678. {
  679. int ret;
  680. struct cxd2820r_priv *priv = NULL;
  681. u8 tmp;
  682. if (fe == NULL) {
  683. /* FE0 */
  684. /* allocate memory for the internal priv */
  685. priv = kzalloc(sizeof(struct cxd2820r_priv), GFP_KERNEL);
  686. if (priv == NULL)
  687. goto error;
  688. /* setup the priv */
  689. priv->i2c = i2c;
  690. memcpy(&priv->cfg, cfg, sizeof(struct cxd2820r_config));
  691. mutex_init(&priv->fe_lock);
  692. priv->active_fe = -1; /* NONE */
  693. /* check if the demod is there */
  694. priv->bank[0] = priv->bank[1] = 0xff;
  695. ret = cxd2820r_rd_reg(priv, 0x000fd, &tmp);
  696. dbg("%s: chip id=%02x", __func__, tmp);
  697. if (ret || tmp != 0xe1)
  698. goto error;
  699. /* create frontends */
  700. memcpy(&priv->fe[0].ops, &cxd2820r_ops[0],
  701. sizeof(struct dvb_frontend_ops));
  702. memcpy(&priv->fe[1].ops, &cxd2820r_ops[1],
  703. sizeof(struct dvb_frontend_ops));
  704. priv->fe[0].demodulator_priv = priv;
  705. priv->fe[1].demodulator_priv = priv;
  706. /* create tuner i2c adapter */
  707. strlcpy(priv->tuner_i2c_adapter.name,
  708. "CXD2820R tuner I2C adapter",
  709. sizeof(priv->tuner_i2c_adapter.name));
  710. priv->tuner_i2c_adapter.algo = &cxd2820r_tuner_i2c_algo;
  711. priv->tuner_i2c_adapter.algo_data = NULL;
  712. i2c_set_adapdata(&priv->tuner_i2c_adapter, priv);
  713. if (i2c_add_adapter(&priv->tuner_i2c_adapter) < 0) {
  714. err("tuner I2C bus could not be initialized");
  715. goto error;
  716. }
  717. return &priv->fe[0];
  718. } else {
  719. /* FE1: FE0 given as pointer, just return FE1 we have
  720. * already created */
  721. priv = fe->demodulator_priv;
  722. return &priv->fe[1];
  723. }
  724. error:
  725. kfree(priv);
  726. return NULL;
  727. }
  728. EXPORT_SYMBOL(cxd2820r_attach);
  729. static struct dvb_frontend_ops cxd2820r_ops[2] = {
  730. {
  731. /* DVB-T/T2 */
  732. .info = {
  733. .name = "Sony CXD2820R (DVB-T/T2)",
  734. .type = FE_OFDM,
  735. .caps =
  736. FE_CAN_FEC_1_2 | FE_CAN_FEC_2_3 |
  737. FE_CAN_FEC_3_4 | FE_CAN_FEC_5_6 |
  738. FE_CAN_FEC_7_8 | FE_CAN_FEC_AUTO |
  739. FE_CAN_QPSK | FE_CAN_QAM_16 |
  740. FE_CAN_QAM_64 | FE_CAN_QAM_256 |
  741. FE_CAN_QAM_AUTO |
  742. FE_CAN_TRANSMISSION_MODE_AUTO |
  743. FE_CAN_GUARD_INTERVAL_AUTO |
  744. FE_CAN_HIERARCHY_AUTO |
  745. FE_CAN_MUTE_TS |
  746. FE_CAN_2G_MODULATION
  747. },
  748. .release = cxd2820r_release,
  749. .init = cxd2820r_init,
  750. .sleep = cxd2820r_sleep,
  751. .get_tune_settings = cxd2820r_get_tune_settings,
  752. .get_frontend = cxd2820r_get_frontend,
  753. .get_frontend_algo = cxd2820r_get_frontend_algo,
  754. .search = cxd2820r_search,
  755. .read_status = cxd2820r_read_status,
  756. .read_snr = cxd2820r_read_snr,
  757. .read_ber = cxd2820r_read_ber,
  758. .read_ucblocks = cxd2820r_read_ucblocks,
  759. .read_signal_strength = cxd2820r_read_signal_strength,
  760. },
  761. {
  762. /* DVB-C */
  763. .info = {
  764. .name = "Sony CXD2820R (DVB-C)",
  765. .type = FE_QAM,
  766. .caps =
  767. FE_CAN_QAM_16 | FE_CAN_QAM_32 | FE_CAN_QAM_64 |
  768. FE_CAN_QAM_128 | FE_CAN_QAM_256 |
  769. FE_CAN_FEC_AUTO
  770. },
  771. .release = cxd2820r_release,
  772. .init = cxd2820r_init,
  773. .sleep = cxd2820r_sleep,
  774. .get_tune_settings = cxd2820r_get_tune_settings,
  775. .set_frontend = cxd2820r_set_frontend,
  776. .get_frontend = cxd2820r_get_frontend,
  777. .read_status = cxd2820r_read_status,
  778. .read_snr = cxd2820r_read_snr,
  779. .read_ber = cxd2820r_read_ber,
  780. .read_ucblocks = cxd2820r_read_ucblocks,
  781. .read_signal_strength = cxd2820r_read_signal_strength,
  782. },
  783. };
  784. MODULE_AUTHOR("Antti Palosaari <crope@iki.fi>");
  785. MODULE_DESCRIPTION("Sony CXD2820R demodulator driver");
  786. MODULE_LICENSE("GPL");