ddbridge-core.c 42 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719
  1. /*
  2. * ddbridge.c: Digital Devices PCIe bridge driver
  3. *
  4. * Copyright (C) 2010-2011 Digital Devices GmbH
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * version 2 only, as published by the Free Software Foundation.
  9. *
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
  20. * 02110-1301, USA
  21. * Or, point your browser to http://www.gnu.org/copyleft/gpl.html
  22. */
  23. #include <linux/module.h>
  24. #include <linux/init.h>
  25. #include <linux/interrupt.h>
  26. #include <linux/delay.h>
  27. #include <linux/slab.h>
  28. #include <linux/poll.h>
  29. #include <linux/io.h>
  30. #include <linux/pci.h>
  31. #include <linux/pci_ids.h>
  32. #include <linux/timer.h>
  33. #include <linux/version.h>
  34. #include <linux/i2c.h>
  35. #include <linux/swab.h>
  36. #include <linux/vmalloc.h>
  37. #include "ddbridge.h"
  38. #include "ddbridge-regs.h"
  39. #include "tda18271c2dd.h"
  40. #include "stv6110x.h"
  41. #include "stv090x.h"
  42. #include "lnbh24.h"
  43. #include "drxk.h"
  44. DVB_DEFINE_MOD_OPT_ADAPTER_NR(adapter_nr);
  45. /* MSI had problems with lost interrupts, fixed but needs testing */
  46. #undef CONFIG_PCI_MSI
  47. /******************************************************************************/
  48. static int i2c_read(struct i2c_adapter *adapter, u8 adr, u8 *val)
  49. {
  50. struct i2c_msg msgs[1] = {{.addr = adr, .flags = I2C_M_RD,
  51. .buf = val, .len = 1 } };
  52. return (i2c_transfer(adapter, msgs, 1) == 1) ? 0 : -1;
  53. }
  54. static int i2c_read_reg(struct i2c_adapter *adapter, u8 adr, u8 reg, u8 *val)
  55. {
  56. struct i2c_msg msgs[2] = {{.addr = adr, .flags = 0,
  57. .buf = &reg, .len = 1 },
  58. {.addr = adr, .flags = I2C_M_RD,
  59. .buf = val, .len = 1 } };
  60. return (i2c_transfer(adapter, msgs, 2) == 2) ? 0 : -1;
  61. }
  62. static int i2c_read_reg16(struct i2c_adapter *adapter, u8 adr,
  63. u16 reg, u8 *val)
  64. {
  65. u8 msg[2] = {reg>>8, reg&0xff};
  66. struct i2c_msg msgs[2] = {{.addr = adr, .flags = 0,
  67. .buf = msg, .len = 2},
  68. {.addr = adr, .flags = I2C_M_RD,
  69. .buf = val, .len = 1} };
  70. return (i2c_transfer(adapter, msgs, 2) == 2) ? 0 : -1;
  71. }
  72. static int ddb_i2c_cmd(struct ddb_i2c *i2c, u32 adr, u32 cmd)
  73. {
  74. struct ddb *dev = i2c->dev;
  75. int stat;
  76. u32 val;
  77. i2c->done = 0;
  78. ddbwritel((adr << 9) | cmd, i2c->regs + I2C_COMMAND);
  79. stat = wait_event_timeout(i2c->wq, i2c->done == 1, HZ);
  80. if (stat <= 0) {
  81. printk(KERN_ERR "I2C timeout\n");
  82. { /* MSI debugging*/
  83. u32 istat = ddbreadl(INTERRUPT_STATUS);
  84. printk(KERN_ERR "IRS %08x\n", istat);
  85. ddbwritel(istat, INTERRUPT_ACK);
  86. }
  87. return -EIO;
  88. }
  89. val = ddbreadl(i2c->regs+I2C_COMMAND);
  90. if (val & 0x70000)
  91. return -EIO;
  92. return 0;
  93. }
  94. static int ddb_i2c_master_xfer(struct i2c_adapter *adapter,
  95. struct i2c_msg msg[], int num)
  96. {
  97. struct ddb_i2c *i2c = (struct ddb_i2c *)i2c_get_adapdata(adapter);
  98. struct ddb *dev = i2c->dev;
  99. u8 addr = 0;
  100. if (num)
  101. addr = msg[0].addr;
  102. if (num == 2 && msg[1].flags & I2C_M_RD &&
  103. !(msg[0].flags & I2C_M_RD)) {
  104. memcpy_toio(dev->regs + I2C_TASKMEM_BASE + i2c->wbuf,
  105. msg[0].buf, msg[0].len);
  106. ddbwritel(msg[0].len|(msg[1].len << 16),
  107. i2c->regs+I2C_TASKLENGTH);
  108. if (!ddb_i2c_cmd(i2c, addr, 1)) {
  109. memcpy_fromio(msg[1].buf,
  110. dev->regs + I2C_TASKMEM_BASE + i2c->rbuf,
  111. msg[1].len);
  112. return num;
  113. }
  114. }
  115. if (num == 1 && !(msg[0].flags & I2C_M_RD)) {
  116. ddbcpyto(I2C_TASKMEM_BASE + i2c->wbuf, msg[0].buf, msg[0].len);
  117. ddbwritel(msg[0].len, i2c->regs + I2C_TASKLENGTH);
  118. if (!ddb_i2c_cmd(i2c, addr, 2))
  119. return num;
  120. }
  121. if (num == 1 && (msg[0].flags & I2C_M_RD)) {
  122. ddbwritel(msg[0].len << 16, i2c->regs + I2C_TASKLENGTH);
  123. if (!ddb_i2c_cmd(i2c, addr, 3)) {
  124. ddbcpyfrom(msg[0].buf,
  125. I2C_TASKMEM_BASE + i2c->rbuf, msg[0].len);
  126. return num;
  127. }
  128. }
  129. return -EIO;
  130. }
  131. static u32 ddb_i2c_functionality(struct i2c_adapter *adap)
  132. {
  133. return I2C_FUNC_SMBUS_EMUL;
  134. }
  135. struct i2c_algorithm ddb_i2c_algo = {
  136. .master_xfer = ddb_i2c_master_xfer,
  137. .functionality = ddb_i2c_functionality,
  138. };
  139. static void ddb_i2c_release(struct ddb *dev)
  140. {
  141. int i;
  142. struct ddb_i2c *i2c;
  143. struct i2c_adapter *adap;
  144. for (i = 0; i < dev->info->port_num; i++) {
  145. i2c = &dev->i2c[i];
  146. adap = &i2c->adap;
  147. i2c_del_adapter(adap);
  148. }
  149. }
  150. static int ddb_i2c_init(struct ddb *dev)
  151. {
  152. int i, j, stat = 0;
  153. struct ddb_i2c *i2c;
  154. struct i2c_adapter *adap;
  155. for (i = 0; i < dev->info->port_num; i++) {
  156. i2c = &dev->i2c[i];
  157. i2c->dev = dev;
  158. i2c->nr = i;
  159. i2c->wbuf = i * (I2C_TASKMEM_SIZE / 4);
  160. i2c->rbuf = i2c->wbuf + (I2C_TASKMEM_SIZE / 8);
  161. i2c->regs = 0x80 + i * 0x20;
  162. ddbwritel(I2C_SPEED_100, i2c->regs + I2C_TIMING);
  163. ddbwritel((i2c->rbuf << 16) | i2c->wbuf,
  164. i2c->regs + I2C_TASKADDRESS);
  165. init_waitqueue_head(&i2c->wq);
  166. adap = &i2c->adap;
  167. i2c_set_adapdata(adap, i2c);
  168. #ifdef I2C_ADAP_CLASS_TV_DIGITAL
  169. adap->class = I2C_ADAP_CLASS_TV_DIGITAL|I2C_CLASS_TV_ANALOG;
  170. #else
  171. #ifdef I2C_CLASS_TV_ANALOG
  172. adap->class = I2C_CLASS_TV_ANALOG;
  173. #endif
  174. #endif
  175. strcpy(adap->name, "ddbridge");
  176. adap->algo = &ddb_i2c_algo;
  177. adap->algo_data = (void *)i2c;
  178. adap->dev.parent = &dev->pdev->dev;
  179. stat = i2c_add_adapter(adap);
  180. if (stat)
  181. break;
  182. }
  183. if (stat)
  184. for (j = 0; j < i; j++) {
  185. i2c = &dev->i2c[j];
  186. adap = &i2c->adap;
  187. i2c_del_adapter(adap);
  188. }
  189. return stat;
  190. }
  191. /******************************************************************************/
  192. /******************************************************************************/
  193. /******************************************************************************/
  194. #if 0
  195. static void set_table(struct ddb *dev, u32 off,
  196. dma_addr_t *pbuf, u32 num)
  197. {
  198. u32 i, base;
  199. u64 mem;
  200. base = DMA_BASE_ADDRESS_TABLE + off;
  201. for (i = 0; i < num; i++) {
  202. mem = pbuf[i];
  203. ddbwritel(mem & 0xffffffff, base + i * 8);
  204. ddbwritel(mem >> 32, base + i * 8 + 4);
  205. }
  206. }
  207. #endif
  208. static void ddb_address_table(struct ddb *dev)
  209. {
  210. u32 i, j, base;
  211. u64 mem;
  212. dma_addr_t *pbuf;
  213. for (i = 0; i < dev->info->port_num * 2; i++) {
  214. base = DMA_BASE_ADDRESS_TABLE + i * 0x100;
  215. pbuf = dev->input[i].pbuf;
  216. for (j = 0; j < dev->input[i].dma_buf_num; j++) {
  217. mem = pbuf[j];
  218. ddbwritel(mem & 0xffffffff, base + j * 8);
  219. ddbwritel(mem >> 32, base + j * 8 + 4);
  220. }
  221. }
  222. for (i = 0; i < dev->info->port_num; i++) {
  223. base = DMA_BASE_ADDRESS_TABLE + 0x800 + i * 0x100;
  224. pbuf = dev->output[i].pbuf;
  225. for (j = 0; j < dev->output[i].dma_buf_num; j++) {
  226. mem = pbuf[j];
  227. ddbwritel(mem & 0xffffffff, base + j * 8);
  228. ddbwritel(mem >> 32, base + j * 8 + 4);
  229. }
  230. }
  231. }
  232. static void io_free(struct pci_dev *pdev, u8 **vbuf,
  233. dma_addr_t *pbuf, u32 size, int num)
  234. {
  235. int i;
  236. for (i = 0; i < num; i++) {
  237. if (vbuf[i]) {
  238. pci_free_consistent(pdev, size, vbuf[i], pbuf[i]);
  239. vbuf[i] = 0;
  240. }
  241. }
  242. }
  243. static int io_alloc(struct pci_dev *pdev, u8 **vbuf,
  244. dma_addr_t *pbuf, u32 size, int num)
  245. {
  246. int i;
  247. for (i = 0; i < num; i++) {
  248. vbuf[i] = pci_alloc_consistent(pdev, size, &pbuf[i]);
  249. if (!vbuf[i])
  250. return -ENOMEM;
  251. }
  252. return 0;
  253. }
  254. static int ddb_buffers_alloc(struct ddb *dev)
  255. {
  256. int i;
  257. struct ddb_port *port;
  258. for (i = 0; i < dev->info->port_num; i++) {
  259. port = &dev->port[i];
  260. switch (port->class) {
  261. case DDB_PORT_TUNER:
  262. if (io_alloc(dev->pdev, port->input[0]->vbuf,
  263. port->input[0]->pbuf,
  264. port->input[0]->dma_buf_size,
  265. port->input[0]->dma_buf_num) < 0)
  266. return -1;
  267. if (io_alloc(dev->pdev, port->input[1]->vbuf,
  268. port->input[1]->pbuf,
  269. port->input[1]->dma_buf_size,
  270. port->input[1]->dma_buf_num) < 0)
  271. return -1;
  272. break;
  273. case DDB_PORT_CI:
  274. if (io_alloc(dev->pdev, port->input[0]->vbuf,
  275. port->input[0]->pbuf,
  276. port->input[0]->dma_buf_size,
  277. port->input[0]->dma_buf_num) < 0)
  278. return -1;
  279. if (io_alloc(dev->pdev, port->output->vbuf,
  280. port->output->pbuf,
  281. port->output->dma_buf_size,
  282. port->output->dma_buf_num) < 0)
  283. return -1;
  284. break;
  285. default:
  286. break;
  287. }
  288. }
  289. ddb_address_table(dev);
  290. return 0;
  291. }
  292. static void ddb_buffers_free(struct ddb *dev)
  293. {
  294. int i;
  295. struct ddb_port *port;
  296. for (i = 0; i < dev->info->port_num; i++) {
  297. port = &dev->port[i];
  298. io_free(dev->pdev, port->input[0]->vbuf,
  299. port->input[0]->pbuf,
  300. port->input[0]->dma_buf_size,
  301. port->input[0]->dma_buf_num);
  302. io_free(dev->pdev, port->input[1]->vbuf,
  303. port->input[1]->pbuf,
  304. port->input[1]->dma_buf_size,
  305. port->input[1]->dma_buf_num);
  306. io_free(dev->pdev, port->output->vbuf,
  307. port->output->pbuf,
  308. port->output->dma_buf_size,
  309. port->output->dma_buf_num);
  310. }
  311. }
  312. static void ddb_input_start(struct ddb_input *input)
  313. {
  314. struct ddb *dev = input->port->dev;
  315. spin_lock_irq(&input->lock);
  316. input->cbuf = 0;
  317. input->coff = 0;
  318. /* reset */
  319. ddbwritel(0, TS_INPUT_CONTROL(input->nr));
  320. ddbwritel(2, TS_INPUT_CONTROL(input->nr));
  321. ddbwritel(0, TS_INPUT_CONTROL(input->nr));
  322. ddbwritel((1 << 16) |
  323. (input->dma_buf_num << 11) |
  324. (input->dma_buf_size >> 7),
  325. DMA_BUFFER_SIZE(input->nr));
  326. ddbwritel(0, DMA_BUFFER_ACK(input->nr));
  327. ddbwritel(1, DMA_BASE_WRITE);
  328. ddbwritel(3, DMA_BUFFER_CONTROL(input->nr));
  329. ddbwritel(9, TS_INPUT_CONTROL(input->nr));
  330. input->running = 1;
  331. spin_unlock_irq(&input->lock);
  332. }
  333. static void ddb_input_stop(struct ddb_input *input)
  334. {
  335. struct ddb *dev = input->port->dev;
  336. spin_lock_irq(&input->lock);
  337. ddbwritel(0, TS_INPUT_CONTROL(input->nr));
  338. ddbwritel(0, DMA_BUFFER_CONTROL(input->nr));
  339. input->running = 0;
  340. spin_unlock_irq(&input->lock);
  341. }
  342. static void ddb_output_start(struct ddb_output *output)
  343. {
  344. struct ddb *dev = output->port->dev;
  345. spin_lock_irq(&output->lock);
  346. output->cbuf = 0;
  347. output->coff = 0;
  348. ddbwritel(0, TS_OUTPUT_CONTROL(output->nr));
  349. ddbwritel(2, TS_OUTPUT_CONTROL(output->nr));
  350. ddbwritel(0, TS_OUTPUT_CONTROL(output->nr));
  351. ddbwritel(0x3c, TS_OUTPUT_CONTROL(output->nr));
  352. ddbwritel((1 << 16) |
  353. (output->dma_buf_num << 11) |
  354. (output->dma_buf_size >> 7),
  355. DMA_BUFFER_SIZE(output->nr + 8));
  356. ddbwritel(0, DMA_BUFFER_ACK(output->nr + 8));
  357. ddbwritel(1, DMA_BASE_READ);
  358. ddbwritel(3, DMA_BUFFER_CONTROL(output->nr + 8));
  359. /* ddbwritel(0xbd, TS_OUTPUT_CONTROL(output->nr)); */
  360. ddbwritel(0x1d, TS_OUTPUT_CONTROL(output->nr));
  361. output->running = 1;
  362. spin_unlock_irq(&output->lock);
  363. }
  364. static void ddb_output_stop(struct ddb_output *output)
  365. {
  366. struct ddb *dev = output->port->dev;
  367. spin_lock_irq(&output->lock);
  368. ddbwritel(0, TS_OUTPUT_CONTROL(output->nr));
  369. ddbwritel(0, DMA_BUFFER_CONTROL(output->nr + 8));
  370. output->running = 0;
  371. spin_unlock_irq(&output->lock);
  372. }
  373. static u32 ddb_output_free(struct ddb_output *output)
  374. {
  375. u32 idx, off, stat = output->stat;
  376. s32 diff;
  377. idx = (stat >> 11) & 0x1f;
  378. off = (stat & 0x7ff) << 7;
  379. if (output->cbuf != idx) {
  380. if ((((output->cbuf + 1) % output->dma_buf_num) == idx) &&
  381. (output->dma_buf_size - output->coff <= 188))
  382. return 0;
  383. return 188;
  384. }
  385. diff = off - output->coff;
  386. if (diff <= 0 || diff > 188)
  387. return 188;
  388. return 0;
  389. }
  390. static ssize_t ddb_output_write(struct ddb_output *output,
  391. const u8 *buf, size_t count)
  392. {
  393. struct ddb *dev = output->port->dev;
  394. u32 idx, off, stat = output->stat;
  395. u32 left = count, len;
  396. idx = (stat >> 11) & 0x1f;
  397. off = (stat & 0x7ff) << 7;
  398. while (left) {
  399. len = output->dma_buf_size - output->coff;
  400. if ((((output->cbuf + 1) % output->dma_buf_num) == idx) &&
  401. (off == 0)) {
  402. if (len <= 188)
  403. break;
  404. len -= 188;
  405. }
  406. if (output->cbuf == idx) {
  407. if (off > output->coff) {
  408. #if 1
  409. len = off - output->coff;
  410. len -= (len % 188);
  411. if (len <= 188)
  412. #endif
  413. break;
  414. len -= 188;
  415. }
  416. }
  417. if (len > left)
  418. len = left;
  419. if (copy_from_user(output->vbuf[output->cbuf] + output->coff,
  420. buf, len))
  421. return -EIO;
  422. left -= len;
  423. buf += len;
  424. output->coff += len;
  425. if (output->coff == output->dma_buf_size) {
  426. output->coff = 0;
  427. output->cbuf = ((output->cbuf + 1) % output->dma_buf_num);
  428. }
  429. ddbwritel((output->cbuf << 11) | (output->coff >> 7),
  430. DMA_BUFFER_ACK(output->nr + 8));
  431. }
  432. return count - left;
  433. }
  434. static u32 ddb_input_avail(struct ddb_input *input)
  435. {
  436. struct ddb *dev = input->port->dev;
  437. u32 idx, off, stat = input->stat;
  438. u32 ctrl = ddbreadl(DMA_BUFFER_CONTROL(input->nr));
  439. idx = (stat >> 11) & 0x1f;
  440. off = (stat & 0x7ff) << 7;
  441. if (ctrl & 4) {
  442. printk(KERN_ERR "IA %d %d %08x\n", idx, off, ctrl);
  443. ddbwritel(input->stat, DMA_BUFFER_ACK(input->nr));
  444. return 0;
  445. }
  446. if (input->cbuf != idx)
  447. return 188;
  448. return 0;
  449. }
  450. static size_t ddb_input_read(struct ddb_input *input, u8 *buf, size_t count)
  451. {
  452. struct ddb *dev = input->port->dev;
  453. u32 left = count;
  454. u32 idx, off, free, stat = input->stat;
  455. int ret;
  456. idx = (stat >> 11) & 0x1f;
  457. off = (stat & 0x7ff) << 7;
  458. while (left) {
  459. if (input->cbuf == idx)
  460. return count - left;
  461. free = input->dma_buf_size - input->coff;
  462. if (free > left)
  463. free = left;
  464. ret = copy_to_user(buf, input->vbuf[input->cbuf] +
  465. input->coff, free);
  466. input->coff += free;
  467. if (input->coff == input->dma_buf_size) {
  468. input->coff = 0;
  469. input->cbuf = (input->cbuf+1) % input->dma_buf_num;
  470. }
  471. left -= free;
  472. ddbwritel((input->cbuf << 11) | (input->coff >> 7),
  473. DMA_BUFFER_ACK(input->nr));
  474. }
  475. return count;
  476. }
  477. /******************************************************************************/
  478. /******************************************************************************/
  479. /******************************************************************************/
  480. #if 0
  481. static struct ddb_input *fe2input(struct ddb *dev, struct dvb_frontend *fe)
  482. {
  483. int i;
  484. for (i = 0; i < dev->info->port_num * 2; i++) {
  485. if (dev->input[i].fe == fe)
  486. return &dev->input[i];
  487. }
  488. return NULL;
  489. }
  490. #endif
  491. static int drxk_gate_ctrl(struct dvb_frontend *fe, int enable)
  492. {
  493. struct ddb_input *input = fe->sec_priv;
  494. struct ddb_port *port = input->port;
  495. int status;
  496. if (enable) {
  497. mutex_lock(&port->i2c_gate_lock);
  498. status = input->gate_ctrl(fe, 1);
  499. } else {
  500. status = input->gate_ctrl(fe, 0);
  501. mutex_unlock(&port->i2c_gate_lock);
  502. }
  503. return status;
  504. }
  505. static int demod_attach_drxk(struct ddb_input *input)
  506. {
  507. struct i2c_adapter *i2c = &input->port->i2c->adap;
  508. struct dvb_frontend *fe;
  509. struct drxk_config config;
  510. memset(&config, 0, sizeof(config));
  511. config.adr = 0x29 + (input->nr & 1);
  512. fe = input->fe = dvb_attach(drxk_attach, &config, i2c, &input->fe2);
  513. if (!input->fe) {
  514. printk(KERN_ERR "No DRXK found!\n");
  515. return -ENODEV;
  516. }
  517. fe->sec_priv = input;
  518. input->gate_ctrl = fe->ops.i2c_gate_ctrl;
  519. fe->ops.i2c_gate_ctrl = drxk_gate_ctrl;
  520. return 0;
  521. }
  522. static int tuner_attach_tda18271(struct ddb_input *input)
  523. {
  524. struct i2c_adapter *i2c = &input->port->i2c->adap;
  525. struct dvb_frontend *fe;
  526. if (input->fe->ops.i2c_gate_ctrl)
  527. input->fe->ops.i2c_gate_ctrl(input->fe, 1);
  528. fe = dvb_attach(tda18271c2dd_attach, input->fe, i2c, 0x60);
  529. if (!fe) {
  530. printk(KERN_ERR "No TDA18271 found!\n");
  531. return -ENODEV;
  532. }
  533. if (input->fe->ops.i2c_gate_ctrl)
  534. input->fe->ops.i2c_gate_ctrl(input->fe, 0);
  535. return 0;
  536. }
  537. /******************************************************************************/
  538. /******************************************************************************/
  539. /******************************************************************************/
  540. static struct stv090x_config stv0900 = {
  541. .device = STV0900,
  542. .demod_mode = STV090x_DUAL,
  543. .clk_mode = STV090x_CLK_EXT,
  544. .xtal = 27000000,
  545. .address = 0x69,
  546. .ts1_mode = STV090x_TSMODE_SERIAL_PUNCTURED,
  547. .ts2_mode = STV090x_TSMODE_SERIAL_PUNCTURED,
  548. .repeater_level = STV090x_RPTLEVEL_16,
  549. .adc1_range = STV090x_ADC_1Vpp,
  550. .adc2_range = STV090x_ADC_1Vpp,
  551. .diseqc_envelope_mode = true,
  552. };
  553. static struct stv090x_config stv0900_aa = {
  554. .device = STV0900,
  555. .demod_mode = STV090x_DUAL,
  556. .clk_mode = STV090x_CLK_EXT,
  557. .xtal = 27000000,
  558. .address = 0x68,
  559. .ts1_mode = STV090x_TSMODE_SERIAL_PUNCTURED,
  560. .ts2_mode = STV090x_TSMODE_SERIAL_PUNCTURED,
  561. .repeater_level = STV090x_RPTLEVEL_16,
  562. .adc1_range = STV090x_ADC_1Vpp,
  563. .adc2_range = STV090x_ADC_1Vpp,
  564. .diseqc_envelope_mode = true,
  565. };
  566. static struct stv6110x_config stv6110a = {
  567. .addr = 0x60,
  568. .refclk = 27000000,
  569. .clk_div = 1,
  570. };
  571. static struct stv6110x_config stv6110b = {
  572. .addr = 0x63,
  573. .refclk = 27000000,
  574. .clk_div = 1,
  575. };
  576. static int demod_attach_stv0900(struct ddb_input *input, int type)
  577. {
  578. struct i2c_adapter *i2c = &input->port->i2c->adap;
  579. struct stv090x_config *feconf = type ? &stv0900_aa : &stv0900;
  580. input->fe = dvb_attach(stv090x_attach, feconf, i2c,
  581. (input->nr & 1) ? STV090x_DEMODULATOR_1
  582. : STV090x_DEMODULATOR_0);
  583. if (!input->fe) {
  584. printk(KERN_ERR "No STV0900 found!\n");
  585. return -ENODEV;
  586. }
  587. if (!dvb_attach(lnbh24_attach, input->fe, i2c, 0,
  588. 0, (input->nr & 1) ?
  589. (0x09 - type) : (0x0b - type))) {
  590. printk(KERN_ERR "No LNBH24 found!\n");
  591. return -ENODEV;
  592. }
  593. return 0;
  594. }
  595. static int tuner_attach_stv6110(struct ddb_input *input, int type)
  596. {
  597. struct i2c_adapter *i2c = &input->port->i2c->adap;
  598. struct stv090x_config *feconf = type ? &stv0900_aa : &stv0900;
  599. struct stv6110x_config *tunerconf = (input->nr & 1) ?
  600. &stv6110b : &stv6110a;
  601. struct stv6110x_devctl *ctl;
  602. ctl = dvb_attach(stv6110x_attach, input->fe, tunerconf, i2c);
  603. if (!ctl) {
  604. printk(KERN_ERR "No STV6110X found!\n");
  605. return -ENODEV;
  606. }
  607. printk(KERN_INFO "attach tuner input %d adr %02x\n",
  608. input->nr, tunerconf->addr);
  609. feconf->tuner_init = ctl->tuner_init;
  610. feconf->tuner_sleep = ctl->tuner_sleep;
  611. feconf->tuner_set_mode = ctl->tuner_set_mode;
  612. feconf->tuner_set_frequency = ctl->tuner_set_frequency;
  613. feconf->tuner_get_frequency = ctl->tuner_get_frequency;
  614. feconf->tuner_set_bandwidth = ctl->tuner_set_bandwidth;
  615. feconf->tuner_get_bandwidth = ctl->tuner_get_bandwidth;
  616. feconf->tuner_set_bbgain = ctl->tuner_set_bbgain;
  617. feconf->tuner_get_bbgain = ctl->tuner_get_bbgain;
  618. feconf->tuner_set_refclk = ctl->tuner_set_refclk;
  619. feconf->tuner_get_status = ctl->tuner_get_status;
  620. return 0;
  621. }
  622. static int my_dvb_dmx_ts_card_init(struct dvb_demux *dvbdemux, char *id,
  623. int (*start_feed)(struct dvb_demux_feed *),
  624. int (*stop_feed)(struct dvb_demux_feed *),
  625. void *priv)
  626. {
  627. dvbdemux->priv = priv;
  628. dvbdemux->filternum = 256;
  629. dvbdemux->feednum = 256;
  630. dvbdemux->start_feed = start_feed;
  631. dvbdemux->stop_feed = stop_feed;
  632. dvbdemux->write_to_decoder = NULL;
  633. dvbdemux->dmx.capabilities = (DMX_TS_FILTERING |
  634. DMX_SECTION_FILTERING |
  635. DMX_MEMORY_BASED_FILTERING);
  636. return dvb_dmx_init(dvbdemux);
  637. }
  638. static int my_dvb_dmxdev_ts_card_init(struct dmxdev *dmxdev,
  639. struct dvb_demux *dvbdemux,
  640. struct dmx_frontend *hw_frontend,
  641. struct dmx_frontend *mem_frontend,
  642. struct dvb_adapter *dvb_adapter)
  643. {
  644. int ret;
  645. dmxdev->filternum = 256;
  646. dmxdev->demux = &dvbdemux->dmx;
  647. dmxdev->capabilities = 0;
  648. ret = dvb_dmxdev_init(dmxdev, dvb_adapter);
  649. if (ret < 0)
  650. return ret;
  651. hw_frontend->source = DMX_FRONTEND_0;
  652. dvbdemux->dmx.add_frontend(&dvbdemux->dmx, hw_frontend);
  653. mem_frontend->source = DMX_MEMORY_FE;
  654. dvbdemux->dmx.add_frontend(&dvbdemux->dmx, mem_frontend);
  655. return dvbdemux->dmx.connect_frontend(&dvbdemux->dmx, hw_frontend);
  656. }
  657. static int start_feed(struct dvb_demux_feed *dvbdmxfeed)
  658. {
  659. struct dvb_demux *dvbdmx = dvbdmxfeed->demux;
  660. struct ddb_input *input = dvbdmx->priv;
  661. if (!input->users)
  662. ddb_input_start(input);
  663. return ++input->users;
  664. }
  665. static int stop_feed(struct dvb_demux_feed *dvbdmxfeed)
  666. {
  667. struct dvb_demux *dvbdmx = dvbdmxfeed->demux;
  668. struct ddb_input *input = dvbdmx->priv;
  669. if (--input->users)
  670. return input->users;
  671. ddb_input_stop(input);
  672. return 0;
  673. }
  674. static void dvb_input_detach(struct ddb_input *input)
  675. {
  676. struct dvb_adapter *adap = &input->adap;
  677. struct dvb_demux *dvbdemux = &input->demux;
  678. switch (input->attached) {
  679. case 5:
  680. if (input->fe2)
  681. dvb_unregister_frontend(input->fe2);
  682. if (input->fe) {
  683. dvb_unregister_frontend(input->fe);
  684. dvb_frontend_detach(input->fe);
  685. input->fe = NULL;
  686. }
  687. case 4:
  688. dvb_net_release(&input->dvbnet);
  689. case 3:
  690. dvbdemux->dmx.close(&dvbdemux->dmx);
  691. dvbdemux->dmx.remove_frontend(&dvbdemux->dmx,
  692. &input->hw_frontend);
  693. dvbdemux->dmx.remove_frontend(&dvbdemux->dmx,
  694. &input->mem_frontend);
  695. dvb_dmxdev_release(&input->dmxdev);
  696. case 2:
  697. dvb_dmx_release(&input->demux);
  698. case 1:
  699. dvb_unregister_adapter(adap);
  700. }
  701. input->attached = 0;
  702. }
  703. static int dvb_input_attach(struct ddb_input *input)
  704. {
  705. int ret;
  706. struct ddb_port *port = input->port;
  707. struct dvb_adapter *adap = &input->adap;
  708. struct dvb_demux *dvbdemux = &input->demux;
  709. ret = dvb_register_adapter(adap, "DDBridge", THIS_MODULE,
  710. &input->port->dev->pdev->dev,
  711. adapter_nr);
  712. if (ret < 0) {
  713. printk(KERN_ERR "ddbridge: Could not register adapter."
  714. "Check if you enabled enough adapters in dvb-core!\n");
  715. return ret;
  716. }
  717. input->attached = 1;
  718. ret = my_dvb_dmx_ts_card_init(dvbdemux, "SW demux",
  719. start_feed,
  720. stop_feed, input);
  721. if (ret < 0)
  722. return ret;
  723. input->attached = 2;
  724. ret = my_dvb_dmxdev_ts_card_init(&input->dmxdev, &input->demux,
  725. &input->hw_frontend,
  726. &input->mem_frontend, adap);
  727. if (ret < 0)
  728. return ret;
  729. input->attached = 3;
  730. ret = dvb_net_init(adap, &input->dvbnet, input->dmxdev.demux);
  731. if (ret < 0)
  732. return ret;
  733. input->attached = 4;
  734. input->fe = 0;
  735. switch (port->type) {
  736. case DDB_TUNER_DVBS_ST:
  737. if (demod_attach_stv0900(input, 0) < 0)
  738. return -ENODEV;
  739. if (tuner_attach_stv6110(input, 0) < 0)
  740. return -ENODEV;
  741. if (input->fe) {
  742. if (dvb_register_frontend(adap, input->fe) < 0)
  743. return -ENODEV;
  744. }
  745. break;
  746. case DDB_TUNER_DVBS_ST_AA:
  747. if (demod_attach_stv0900(input, 1) < 0)
  748. return -ENODEV;
  749. if (tuner_attach_stv6110(input, 1) < 0)
  750. return -ENODEV;
  751. if (input->fe) {
  752. if (dvb_register_frontend(adap, input->fe) < 0)
  753. return -ENODEV;
  754. }
  755. break;
  756. case DDB_TUNER_DVBCT_TR:
  757. if (demod_attach_drxk(input) < 0)
  758. return -ENODEV;
  759. if (tuner_attach_tda18271(input) < 0)
  760. return -ENODEV;
  761. if (input->fe) {
  762. if (dvb_register_frontend(adap, input->fe) < 0)
  763. return -ENODEV;
  764. }
  765. if (input->fe2) {
  766. if (dvb_register_frontend(adap, input->fe2) < 0)
  767. return -ENODEV;
  768. input->fe2->tuner_priv = input->fe->tuner_priv;
  769. memcpy(&input->fe2->ops.tuner_ops,
  770. &input->fe->ops.tuner_ops,
  771. sizeof(struct dvb_tuner_ops));
  772. }
  773. break;
  774. }
  775. input->attached = 5;
  776. return 0;
  777. }
  778. /****************************************************************************/
  779. /****************************************************************************/
  780. static ssize_t ts_write(struct file *file, const char *buf,
  781. size_t count, loff_t *ppos)
  782. {
  783. struct dvb_device *dvbdev = file->private_data;
  784. struct ddb_output *output = dvbdev->priv;
  785. size_t left = count;
  786. int stat;
  787. while (left) {
  788. if (ddb_output_free(output) < 188) {
  789. if (file->f_flags & O_NONBLOCK)
  790. break;
  791. if (wait_event_interruptible(
  792. output->wq, ddb_output_free(output) >= 188) < 0)
  793. break;
  794. }
  795. stat = ddb_output_write(output, buf, left);
  796. if (stat < 0)
  797. break;
  798. buf += stat;
  799. left -= stat;
  800. }
  801. return (left == count) ? -EAGAIN : (count - left);
  802. }
  803. static ssize_t ts_read(struct file *file, char *buf,
  804. size_t count, loff_t *ppos)
  805. {
  806. struct dvb_device *dvbdev = file->private_data;
  807. struct ddb_output *output = dvbdev->priv;
  808. struct ddb_input *input = output->port->input[0];
  809. int left, read;
  810. count -= count % 188;
  811. left = count;
  812. while (left) {
  813. if (ddb_input_avail(input) < 188) {
  814. if (file->f_flags & O_NONBLOCK)
  815. break;
  816. if (wait_event_interruptible(
  817. input->wq, ddb_input_avail(input) >= 188) < 0)
  818. break;
  819. }
  820. read = ddb_input_read(input, buf, left);
  821. left -= read;
  822. buf += read;
  823. }
  824. return (left == count) ? -EAGAIN : (count - left);
  825. }
  826. static unsigned int ts_poll(struct file *file, poll_table *wait)
  827. {
  828. /*
  829. struct dvb_device *dvbdev = file->private_data;
  830. struct ddb_output *output = dvbdev->priv;
  831. struct ddb_input *input = output->port->input[0];
  832. */
  833. unsigned int mask = 0;
  834. #if 0
  835. if (data_avail_to_read)
  836. mask |= POLLIN | POLLRDNORM;
  837. if (data_avail_to_write)
  838. mask |= POLLOUT | POLLWRNORM;
  839. poll_wait(file, &read_queue, wait);
  840. poll_wait(file, &write_queue, wait);
  841. #endif
  842. return mask;
  843. }
  844. static const struct file_operations ci_fops = {
  845. .owner = THIS_MODULE,
  846. .read = ts_read,
  847. .write = ts_write,
  848. .open = dvb_generic_open,
  849. .release = dvb_generic_release,
  850. .poll = ts_poll,
  851. .mmap = 0,
  852. };
  853. static struct dvb_device dvbdev_ci = {
  854. .priv = 0,
  855. .readers = -1,
  856. .writers = -1,
  857. .users = -1,
  858. .fops = &ci_fops,
  859. };
  860. /****************************************************************************/
  861. /****************************************************************************/
  862. /****************************************************************************/
  863. static void input_tasklet(unsigned long data)
  864. {
  865. struct ddb_input *input = (struct ddb_input *) data;
  866. struct ddb *dev = input->port->dev;
  867. spin_lock(&input->lock);
  868. if (!input->running) {
  869. spin_unlock(&input->lock);
  870. return;
  871. }
  872. input->stat = ddbreadl(DMA_BUFFER_CURRENT(input->nr));
  873. if (input->port->class == DDB_PORT_TUNER) {
  874. if (4&ddbreadl(DMA_BUFFER_CONTROL(input->nr)))
  875. printk(KERN_ERR "Overflow input %d\n", input->nr);
  876. while (input->cbuf != ((input->stat >> 11) & 0x1f)
  877. || (4&ddbreadl(DMA_BUFFER_CONTROL(input->nr)))) {
  878. dvb_dmx_swfilter_packets(&input->demux,
  879. input->vbuf[input->cbuf],
  880. input->dma_buf_size / 188);
  881. input->cbuf = (input->cbuf + 1) % input->dma_buf_num;
  882. ddbwritel((input->cbuf << 11),
  883. DMA_BUFFER_ACK(input->nr));
  884. input->stat = ddbreadl(DMA_BUFFER_CURRENT(input->nr));
  885. }
  886. }
  887. if (input->port->class == DDB_PORT_CI)
  888. wake_up(&input->wq);
  889. spin_unlock(&input->lock);
  890. }
  891. static void output_tasklet(unsigned long data)
  892. {
  893. struct ddb_output *output = (struct ddb_output *) data;
  894. struct ddb *dev = output->port->dev;
  895. spin_lock(&output->lock);
  896. if (!output->running) {
  897. spin_unlock(&output->lock);
  898. return;
  899. }
  900. output->stat = ddbreadl(DMA_BUFFER_CURRENT(output->nr + 8));
  901. wake_up(&output->wq);
  902. spin_unlock(&output->lock);
  903. }
  904. struct cxd2099_cfg cxd_cfg = {
  905. .bitrate = 62000,
  906. .adr = 0x40,
  907. .polarity = 1,
  908. .clock_mode = 1,
  909. };
  910. static int ddb_ci_attach(struct ddb_port *port)
  911. {
  912. int ret;
  913. ret = dvb_register_adapter(&port->output->adap,
  914. "DDBridge",
  915. THIS_MODULE,
  916. &port->dev->pdev->dev,
  917. adapter_nr);
  918. if (ret < 0)
  919. return ret;
  920. port->en = cxd2099_attach(&cxd_cfg, port, &port->i2c->adap);
  921. if (!port->en) {
  922. dvb_unregister_adapter(&port->output->adap);
  923. return -ENODEV;
  924. }
  925. ddb_input_start(port->input[0]);
  926. ddb_output_start(port->output);
  927. dvb_ca_en50221_init(&port->output->adap,
  928. port->en, 0, 1);
  929. ret = dvb_register_device(&port->output->adap, &port->output->dev,
  930. &dvbdev_ci, (void *) port->output,
  931. DVB_DEVICE_SEC);
  932. return ret;
  933. }
  934. static int ddb_port_attach(struct ddb_port *port)
  935. {
  936. int ret = 0;
  937. switch (port->class) {
  938. case DDB_PORT_TUNER:
  939. ret = dvb_input_attach(port->input[0]);
  940. if (ret < 0)
  941. break;
  942. ret = dvb_input_attach(port->input[1]);
  943. break;
  944. case DDB_PORT_CI:
  945. ret = ddb_ci_attach(port);
  946. break;
  947. default:
  948. break;
  949. }
  950. if (ret < 0)
  951. printk(KERN_ERR "port_attach on port %d failed\n", port->nr);
  952. return ret;
  953. }
  954. static int ddb_ports_attach(struct ddb *dev)
  955. {
  956. int i, ret = 0;
  957. struct ddb_port *port;
  958. for (i = 0; i < dev->info->port_num; i++) {
  959. port = &dev->port[i];
  960. ret = ddb_port_attach(port);
  961. if (ret < 0)
  962. break;
  963. }
  964. return ret;
  965. }
  966. static void ddb_ports_detach(struct ddb *dev)
  967. {
  968. int i;
  969. struct ddb_port *port;
  970. for (i = 0; i < dev->info->port_num; i++) {
  971. port = &dev->port[i];
  972. switch (port->class) {
  973. case DDB_PORT_TUNER:
  974. dvb_input_detach(port->input[0]);
  975. dvb_input_detach(port->input[1]);
  976. break;
  977. case DDB_PORT_CI:
  978. if (port->output->dev)
  979. dvb_unregister_device(port->output->dev);
  980. if (port->en) {
  981. ddb_input_stop(port->input[0]);
  982. ddb_output_stop(port->output);
  983. dvb_ca_en50221_release(port->en);
  984. kfree(port->en);
  985. port->en = 0;
  986. dvb_unregister_adapter(&port->output->adap);
  987. }
  988. break;
  989. }
  990. }
  991. }
  992. /****************************************************************************/
  993. /****************************************************************************/
  994. static int port_has_ci(struct ddb_port *port)
  995. {
  996. u8 val;
  997. return i2c_read_reg(&port->i2c->adap, 0x40, 0, &val) ? 0 : 1;
  998. }
  999. static int port_has_stv0900(struct ddb_port *port)
  1000. {
  1001. u8 val;
  1002. if (i2c_read_reg16(&port->i2c->adap, 0x69, 0xf100, &val) < 0)
  1003. return 0;
  1004. return 1;
  1005. }
  1006. static int port_has_stv0900_aa(struct ddb_port *port)
  1007. {
  1008. u8 val;
  1009. if (i2c_read_reg16(&port->i2c->adap, 0x68, 0xf100, &val) < 0)
  1010. return 0;
  1011. return 1;
  1012. }
  1013. static int port_has_drxks(struct ddb_port *port)
  1014. {
  1015. u8 val;
  1016. if (i2c_read(&port->i2c->adap, 0x29, &val) < 0)
  1017. return 0;
  1018. if (i2c_read(&port->i2c->adap, 0x2a, &val) < 0)
  1019. return 0;
  1020. return 1;
  1021. }
  1022. static void ddb_port_probe(struct ddb_port *port)
  1023. {
  1024. struct ddb *dev = port->dev;
  1025. char *modname = "NO MODULE";
  1026. port->class = DDB_PORT_NONE;
  1027. if (port_has_ci(port)) {
  1028. modname = "CI";
  1029. port->class = DDB_PORT_CI;
  1030. ddbwritel(I2C_SPEED_400, port->i2c->regs + I2C_TIMING);
  1031. } else if (port_has_stv0900(port)) {
  1032. modname = "DUAL DVB-S2";
  1033. port->class = DDB_PORT_TUNER;
  1034. port->type = DDB_TUNER_DVBS_ST;
  1035. ddbwritel(I2C_SPEED_100, port->i2c->regs + I2C_TIMING);
  1036. } else if (port_has_stv0900_aa(port)) {
  1037. modname = "DUAL DVB-S2";
  1038. port->class = DDB_PORT_TUNER;
  1039. port->type = DDB_TUNER_DVBS_ST_AA;
  1040. ddbwritel(I2C_SPEED_100, port->i2c->regs + I2C_TIMING);
  1041. } else if (port_has_drxks(port)) {
  1042. modname = "DUAL DVB-C/T";
  1043. port->class = DDB_PORT_TUNER;
  1044. port->type = DDB_TUNER_DVBCT_TR;
  1045. ddbwritel(I2C_SPEED_400, port->i2c->regs + I2C_TIMING);
  1046. }
  1047. printk(KERN_INFO "Port %d (TAB %d): %s\n",
  1048. port->nr, port->nr+1, modname);
  1049. }
  1050. static void ddb_input_init(struct ddb_port *port, int nr)
  1051. {
  1052. struct ddb *dev = port->dev;
  1053. struct ddb_input *input = &dev->input[nr];
  1054. input->nr = nr;
  1055. input->port = port;
  1056. input->dma_buf_num = INPUT_DMA_BUFS;
  1057. input->dma_buf_size = INPUT_DMA_SIZE;
  1058. ddbwritel(0, TS_INPUT_CONTROL(nr));
  1059. ddbwritel(2, TS_INPUT_CONTROL(nr));
  1060. ddbwritel(0, TS_INPUT_CONTROL(nr));
  1061. ddbwritel(0, DMA_BUFFER_ACK(nr));
  1062. tasklet_init(&input->tasklet, input_tasklet, (unsigned long) input);
  1063. spin_lock_init(&input->lock);
  1064. init_waitqueue_head(&input->wq);
  1065. }
  1066. static void ddb_output_init(struct ddb_port *port, int nr)
  1067. {
  1068. struct ddb *dev = port->dev;
  1069. struct ddb_output *output = &dev->output[nr];
  1070. output->nr = nr;
  1071. output->port = port;
  1072. output->dma_buf_num = OUTPUT_DMA_BUFS;
  1073. output->dma_buf_size = OUTPUT_DMA_SIZE;
  1074. ddbwritel(0, TS_OUTPUT_CONTROL(nr));
  1075. ddbwritel(2, TS_OUTPUT_CONTROL(nr));
  1076. ddbwritel(0, TS_OUTPUT_CONTROL(nr));
  1077. tasklet_init(&output->tasklet, output_tasklet, (unsigned long) output);
  1078. init_waitqueue_head(&output->wq);
  1079. }
  1080. static void ddb_ports_init(struct ddb *dev)
  1081. {
  1082. int i;
  1083. struct ddb_port *port;
  1084. for (i = 0; i < dev->info->port_num; i++) {
  1085. port = &dev->port[i];
  1086. port->dev = dev;
  1087. port->nr = i;
  1088. port->i2c = &dev->i2c[i];
  1089. port->input[0] = &dev->input[2 * i];
  1090. port->input[1] = &dev->input[2 * i + 1];
  1091. port->output = &dev->output[i];
  1092. mutex_init(&port->i2c_gate_lock);
  1093. ddb_port_probe(port);
  1094. ddb_input_init(port, 2 * i);
  1095. ddb_input_init(port, 2 * i + 1);
  1096. ddb_output_init(port, i);
  1097. }
  1098. }
  1099. static void ddb_ports_release(struct ddb *dev)
  1100. {
  1101. int i;
  1102. struct ddb_port *port;
  1103. for (i = 0; i < dev->info->port_num; i++) {
  1104. port = &dev->port[i];
  1105. port->dev = dev;
  1106. tasklet_kill(&port->input[0]->tasklet);
  1107. tasklet_kill(&port->input[1]->tasklet);
  1108. tasklet_kill(&port->output->tasklet);
  1109. }
  1110. }
  1111. /****************************************************************************/
  1112. /****************************************************************************/
  1113. /****************************************************************************/
  1114. static void irq_handle_i2c(struct ddb *dev, int n)
  1115. {
  1116. struct ddb_i2c *i2c = &dev->i2c[n];
  1117. i2c->done = 1;
  1118. wake_up(&i2c->wq);
  1119. }
  1120. static irqreturn_t irq_handler(int irq, void *dev_id)
  1121. {
  1122. struct ddb *dev = (struct ddb *) dev_id;
  1123. u32 s = ddbreadl(INTERRUPT_STATUS);
  1124. if (!s)
  1125. return IRQ_NONE;
  1126. do {
  1127. ddbwritel(s, INTERRUPT_ACK);
  1128. if (s & 0x00000001)
  1129. irq_handle_i2c(dev, 0);
  1130. if (s & 0x00000002)
  1131. irq_handle_i2c(dev, 1);
  1132. if (s & 0x00000004)
  1133. irq_handle_i2c(dev, 2);
  1134. if (s & 0x00000008)
  1135. irq_handle_i2c(dev, 3);
  1136. if (s & 0x00000100)
  1137. tasklet_schedule(&dev->input[0].tasklet);
  1138. if (s & 0x00000200)
  1139. tasklet_schedule(&dev->input[1].tasklet);
  1140. if (s & 0x00000400)
  1141. tasklet_schedule(&dev->input[2].tasklet);
  1142. if (s & 0x00000800)
  1143. tasklet_schedule(&dev->input[3].tasklet);
  1144. if (s & 0x00001000)
  1145. tasklet_schedule(&dev->input[4].tasklet);
  1146. if (s & 0x00002000)
  1147. tasklet_schedule(&dev->input[5].tasklet);
  1148. if (s & 0x00004000)
  1149. tasklet_schedule(&dev->input[6].tasklet);
  1150. if (s & 0x00008000)
  1151. tasklet_schedule(&dev->input[7].tasklet);
  1152. if (s & 0x00010000)
  1153. tasklet_schedule(&dev->output[0].tasklet);
  1154. if (s & 0x00020000)
  1155. tasklet_schedule(&dev->output[1].tasklet);
  1156. if (s & 0x00040000)
  1157. tasklet_schedule(&dev->output[2].tasklet);
  1158. if (s & 0x00080000)
  1159. tasklet_schedule(&dev->output[3].tasklet);
  1160. /* if (s & 0x000f0000) printk(KERN_DEBUG "%08x\n", istat); */
  1161. } while ((s = ddbreadl(INTERRUPT_STATUS)));
  1162. return IRQ_HANDLED;
  1163. }
  1164. /******************************************************************************/
  1165. /******************************************************************************/
  1166. /******************************************************************************/
  1167. static int flashio(struct ddb *dev, u8 *wbuf, u32 wlen, u8 *rbuf, u32 rlen)
  1168. {
  1169. u32 data, shift;
  1170. if (wlen > 4)
  1171. ddbwritel(1, SPI_CONTROL);
  1172. while (wlen > 4) {
  1173. /* FIXME: check for big-endian */
  1174. data = swab32(*(u32 *)wbuf);
  1175. wbuf += 4;
  1176. wlen -= 4;
  1177. ddbwritel(data, SPI_DATA);
  1178. while (ddbreadl(SPI_CONTROL) & 0x0004)
  1179. ;
  1180. }
  1181. if (rlen)
  1182. ddbwritel(0x0001 | ((wlen << (8 + 3)) & 0x1f00), SPI_CONTROL);
  1183. else
  1184. ddbwritel(0x0003 | ((wlen << (8 + 3)) & 0x1f00), SPI_CONTROL);
  1185. data = 0;
  1186. shift = ((4 - wlen) * 8);
  1187. while (wlen) {
  1188. data <<= 8;
  1189. data |= *wbuf;
  1190. wlen--;
  1191. wbuf++;
  1192. }
  1193. if (shift)
  1194. data <<= shift;
  1195. ddbwritel(data, SPI_DATA);
  1196. while (ddbreadl(SPI_CONTROL) & 0x0004)
  1197. ;
  1198. if (!rlen) {
  1199. ddbwritel(0, SPI_CONTROL);
  1200. return 0;
  1201. }
  1202. if (rlen > 4)
  1203. ddbwritel(1, SPI_CONTROL);
  1204. while (rlen > 4) {
  1205. ddbwritel(0xffffffff, SPI_DATA);
  1206. while (ddbreadl(SPI_CONTROL) & 0x0004)
  1207. ;
  1208. data = ddbreadl(SPI_DATA);
  1209. *(u32 *) rbuf = swab32(data);
  1210. rbuf += 4;
  1211. rlen -= 4;
  1212. }
  1213. ddbwritel(0x0003 | ((rlen << (8 + 3)) & 0x1F00), SPI_CONTROL);
  1214. ddbwritel(0xffffffff, SPI_DATA);
  1215. while (ddbreadl(SPI_CONTROL) & 0x0004)
  1216. ;
  1217. data = ddbreadl(SPI_DATA);
  1218. ddbwritel(0, SPI_CONTROL);
  1219. if (rlen < 4)
  1220. data <<= ((4 - rlen) * 8);
  1221. while (rlen > 0) {
  1222. *rbuf = ((data >> 24) & 0xff);
  1223. data <<= 8;
  1224. rbuf++;
  1225. rlen--;
  1226. }
  1227. return 0;
  1228. }
  1229. #define DDB_MAGIC 'd'
  1230. struct ddb_flashio {
  1231. __u8 *write_buf;
  1232. __u32 write_len;
  1233. __u8 *read_buf;
  1234. __u32 read_len;
  1235. };
  1236. #define IOCTL_DDB_FLASHIO _IOWR(DDB_MAGIC, 0x00, struct ddb_flashio)
  1237. #define DDB_NAME "ddbridge"
  1238. static u32 ddb_num;
  1239. static struct ddb *ddbs[32];
  1240. static struct class *ddb_class;
  1241. static int ddb_major;
  1242. static int ddb_open(struct inode *inode, struct file *file)
  1243. {
  1244. struct ddb *dev = ddbs[iminor(inode)];
  1245. file->private_data = dev;
  1246. return 0;
  1247. }
  1248. static long ddb_ioctl(struct file *file, unsigned int cmd, unsigned long arg)
  1249. {
  1250. struct ddb *dev = file->private_data;
  1251. void *parg = (void *)arg;
  1252. int res = -EFAULT;
  1253. switch (cmd) {
  1254. case IOCTL_DDB_FLASHIO:
  1255. {
  1256. struct ddb_flashio fio;
  1257. u8 *rbuf, *wbuf;
  1258. if (copy_from_user(&fio, parg, sizeof(fio)))
  1259. break;
  1260. if (fio.write_len + fio.read_len > 1028) {
  1261. printk(KERN_ERR "IOBUF too small\n");
  1262. return -ENOMEM;
  1263. }
  1264. wbuf = &dev->iobuf[0];
  1265. if (!wbuf)
  1266. return -ENOMEM;
  1267. rbuf = wbuf + fio.write_len;
  1268. if (copy_from_user(wbuf, fio.write_buf, fio.write_len)) {
  1269. vfree(wbuf);
  1270. break;
  1271. }
  1272. res = flashio(dev, wbuf, fio.write_len,
  1273. rbuf, fio.read_len);
  1274. if (copy_to_user(fio.read_buf, rbuf, fio.read_len))
  1275. res = -EFAULT;
  1276. break;
  1277. }
  1278. default:
  1279. break;
  1280. }
  1281. return res;
  1282. }
  1283. static const struct file_operations ddb_fops = {
  1284. .unlocked_ioctl = ddb_ioctl,
  1285. .open = ddb_open,
  1286. };
  1287. static char *ddb_devnode(struct device *device, mode_t *mode)
  1288. {
  1289. struct ddb *dev = dev_get_drvdata(device);
  1290. return kasprintf(GFP_KERNEL, "ddbridge/card%d", dev->nr);
  1291. }
  1292. static int ddb_class_create(void)
  1293. {
  1294. ddb_major = register_chrdev(0, DDB_NAME, &ddb_fops);
  1295. if (ddb_major < 0)
  1296. return ddb_major;
  1297. ddb_class = class_create(THIS_MODULE, DDB_NAME);
  1298. if (IS_ERR(ddb_class)) {
  1299. unregister_chrdev(ddb_major, DDB_NAME);
  1300. return -1;
  1301. }
  1302. ddb_class->devnode = ddb_devnode;
  1303. return 0;
  1304. }
  1305. static void ddb_class_destroy(void)
  1306. {
  1307. class_destroy(ddb_class);
  1308. unregister_chrdev(ddb_major, DDB_NAME);
  1309. }
  1310. static int ddb_device_create(struct ddb *dev)
  1311. {
  1312. dev->nr = ddb_num++;
  1313. dev->ddb_dev = device_create(ddb_class, NULL,
  1314. MKDEV(ddb_major, dev->nr),
  1315. dev, "ddbridge%d", dev->nr);
  1316. ddbs[dev->nr] = dev;
  1317. if (IS_ERR(dev->ddb_dev))
  1318. return -1;
  1319. return 0;
  1320. }
  1321. static void ddb_device_destroy(struct ddb *dev)
  1322. {
  1323. ddb_num--;
  1324. if (IS_ERR(dev->ddb_dev))
  1325. return;
  1326. device_destroy(ddb_class, MKDEV(ddb_major, 0));
  1327. }
  1328. /****************************************************************************/
  1329. /****************************************************************************/
  1330. /****************************************************************************/
  1331. static void ddb_unmap(struct ddb *dev)
  1332. {
  1333. if (dev->regs)
  1334. iounmap(dev->regs);
  1335. vfree(dev);
  1336. }
  1337. static void __devexit ddb_remove(struct pci_dev *pdev)
  1338. {
  1339. struct ddb *dev = (struct ddb *) pci_get_drvdata(pdev);
  1340. ddb_ports_detach(dev);
  1341. ddb_i2c_release(dev);
  1342. ddbwritel(0, INTERRUPT_ENABLE);
  1343. free_irq(dev->pdev->irq, dev);
  1344. #ifdef CONFIG_PCI_MSI
  1345. if (dev->msi)
  1346. pci_disable_msi(dev->pdev);
  1347. #endif
  1348. ddb_ports_release(dev);
  1349. ddb_buffers_free(dev);
  1350. ddb_device_destroy(dev);
  1351. ddb_unmap(dev);
  1352. pci_set_drvdata(pdev, 0);
  1353. pci_disable_device(pdev);
  1354. }
  1355. static int __devinit ddb_probe(struct pci_dev *pdev,
  1356. const struct pci_device_id *id)
  1357. {
  1358. struct ddb *dev;
  1359. int stat = 0;
  1360. int irq_flag = IRQF_SHARED;
  1361. if (pci_enable_device(pdev) < 0)
  1362. return -ENODEV;
  1363. dev = vmalloc(sizeof(struct ddb));
  1364. if (dev == NULL)
  1365. return -ENOMEM;
  1366. memset(dev, 0, sizeof(struct ddb));
  1367. dev->pdev = pdev;
  1368. pci_set_drvdata(pdev, dev);
  1369. dev->info = (struct ddb_info *) id->driver_data;
  1370. printk(KERN_INFO "DDBridge driver detected: %s\n", dev->info->name);
  1371. dev->regs = ioremap(pci_resource_start(dev->pdev, 0),
  1372. pci_resource_len(dev->pdev, 0));
  1373. if (!dev->regs) {
  1374. stat = -ENOMEM;
  1375. goto fail;
  1376. }
  1377. printk(KERN_INFO "HW %08x FW %08x\n", ddbreadl(0), ddbreadl(4));
  1378. #ifdef CONFIG_PCI_MSI
  1379. if (pci_msi_enabled())
  1380. stat = pci_enable_msi(dev->pdev);
  1381. if (stat) {
  1382. printk(KERN_INFO ": MSI not available.\n");
  1383. } else {
  1384. irq_flag = 0;
  1385. dev->msi = 1;
  1386. }
  1387. #endif
  1388. stat = request_irq(dev->pdev->irq, irq_handler,
  1389. irq_flag, "DDBridge", (void *) dev);
  1390. if (stat < 0)
  1391. goto fail1;
  1392. ddbwritel(0, DMA_BASE_WRITE);
  1393. ddbwritel(0, DMA_BASE_READ);
  1394. ddbwritel(0xffffffff, INTERRUPT_ACK);
  1395. ddbwritel(0xfff0f, INTERRUPT_ENABLE);
  1396. ddbwritel(0, MSI1_ENABLE);
  1397. if (ddb_i2c_init(dev) < 0)
  1398. goto fail1;
  1399. ddb_ports_init(dev);
  1400. if (ddb_buffers_alloc(dev) < 0) {
  1401. printk(KERN_INFO ": Could not allocate buffer memory\n");
  1402. goto fail2;
  1403. }
  1404. if (ddb_ports_attach(dev) < 0)
  1405. goto fail3;
  1406. ddb_device_create(dev);
  1407. return 0;
  1408. fail3:
  1409. ddb_ports_detach(dev);
  1410. printk(KERN_ERR "fail3\n");
  1411. ddb_ports_release(dev);
  1412. fail2:
  1413. printk(KERN_ERR "fail2\n");
  1414. ddb_buffers_free(dev);
  1415. fail1:
  1416. printk(KERN_ERR "fail1\n");
  1417. if (dev->msi)
  1418. pci_disable_msi(dev->pdev);
  1419. free_irq(dev->pdev->irq, dev);
  1420. fail:
  1421. printk(KERN_ERR "fail\n");
  1422. ddb_unmap(dev);
  1423. pci_set_drvdata(pdev, 0);
  1424. pci_disable_device(pdev);
  1425. return -1;
  1426. }
  1427. /******************************************************************************/
  1428. /******************************************************************************/
  1429. /******************************************************************************/
  1430. static struct ddb_info ddb_none = {
  1431. .type = DDB_NONE,
  1432. .name = "Digital Devices PCIe bridge",
  1433. };
  1434. static struct ddb_info ddb_octopus = {
  1435. .type = DDB_OCTOPUS,
  1436. .name = "Digital Devices Octopus DVB adapter",
  1437. .port_num = 4,
  1438. };
  1439. static struct ddb_info ddb_octopus_le = {
  1440. .type = DDB_OCTOPUS,
  1441. .name = "Digital Devices Octopus LE DVB adapter",
  1442. .port_num = 2,
  1443. };
  1444. static struct ddb_info ddb_v6 = {
  1445. .type = DDB_OCTOPUS,
  1446. .name = "Digital Devices Cine S2 V6 DVB adapter",
  1447. .port_num = 3,
  1448. };
  1449. #define DDVID 0xdd01 /* Digital Devices Vendor ID */
  1450. #define DDB_ID(_vend, _dev, _subvend, _subdev, _driverdata) { \
  1451. .vendor = _vend, .device = _dev, \
  1452. .subvendor = _subvend, .subdevice = _subdev, \
  1453. .driver_data = (unsigned long)&_driverdata }
  1454. static const struct pci_device_id ddb_id_tbl[] __devinitdata = {
  1455. DDB_ID(DDVID, 0x0002, DDVID, 0x0001, ddb_octopus),
  1456. DDB_ID(DDVID, 0x0003, DDVID, 0x0001, ddb_octopus),
  1457. DDB_ID(DDVID, 0x0003, DDVID, 0x0002, ddb_octopus_le),
  1458. DDB_ID(DDVID, 0x0003, DDVID, 0x0010, ddb_octopus),
  1459. DDB_ID(DDVID, 0x0003, DDVID, 0x0020, ddb_v6),
  1460. /* in case sub-ids got deleted in flash */
  1461. DDB_ID(DDVID, 0x0003, PCI_ANY_ID, PCI_ANY_ID, ddb_none),
  1462. {0}
  1463. };
  1464. MODULE_DEVICE_TABLE(pci, ddb_id_tbl);
  1465. static struct pci_driver ddb_pci_driver = {
  1466. .name = "DDBridge",
  1467. .id_table = ddb_id_tbl,
  1468. .probe = ddb_probe,
  1469. .remove = ddb_remove,
  1470. };
  1471. static __init int module_init_ddbridge(void)
  1472. {
  1473. printk(KERN_INFO "Digital Devices PCIE bridge driver, "
  1474. "Copyright (C) 2010-11 Digital Devices GmbH\n");
  1475. if (ddb_class_create())
  1476. return -1;
  1477. return pci_register_driver(&ddb_pci_driver);
  1478. }
  1479. static __exit void module_exit_ddbridge(void)
  1480. {
  1481. pci_unregister_driver(&ddb_pci_driver);
  1482. ddb_class_destroy();
  1483. }
  1484. module_init(module_init_ddbridge);
  1485. module_exit(module_exit_ddbridge);
  1486. MODULE_DESCRIPTION("Digital Devices PCIe Bridge");
  1487. MODULE_AUTHOR("Ralph Metzler");
  1488. MODULE_LICENSE("GPL");
  1489. MODULE_VERSION("0.5");