12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667 |
- /*
- * Copyright (C) 2007 Google, Inc.
- * Copyright (c) 2008-2011, Code Aurora Forum. All rights reserved.
- * Author: Brian Swetland <swetland@google.com>
- *
- * This software is licensed under the terms of the GNU General Public
- * License version 2, as published by the Free Software Foundation, and
- * may be copied, distributed, and modified under those terms.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- *
- * The MSM peripherals are spread all over across 768MB of physical
- * space, which makes just having a simple IO_ADDRESS macro to slide
- * them into the right virtual location rough. Instead, we will
- * provide a master phys->virt mapping for peripherals here.
- *
- */
- #ifndef __ASM_ARCH_MSM_IOMAP_H
- #define __ASM_ARCH_MSM_IOMAP_H
- #include <asm/sizes.h>
- /* Physical base address and size of peripherals.
- * Ordered by the virtual base addresses they will be mapped at.
- *
- * MSM_VIC_BASE must be an value that can be loaded via a "mov"
- * instruction, otherwise entry-macro.S will not compile.
- *
- * If you add or remove entries here, you'll want to edit the
- * msm_io_desc array in arch/arm/mach-msm/io.c to reflect your
- * changes.
- *
- */
- #ifdef __ASSEMBLY__
- #define IOMEM(x) x
- #else
- #define IOMEM(x) ((void __force __iomem *)(x))
- #endif
- #if defined(CONFIG_ARCH_MSM7X30)
- #include "msm_iomap-7x30.h"
- #elif defined(CONFIG_ARCH_QSD8X50)
- #include "msm_iomap-8x50.h"
- #elif defined(CONFIG_ARCH_MSM8X60)
- #include "msm_iomap-8x60.h"
- #else
- #include "msm_iomap-7x00.h"
- #endif
- #include "msm_iomap-8960.h"
- /* Virtual addresses shared across all MSM targets. */
- #define MSM_CSR_BASE IOMEM(0xE0001000)
- #define MSM_QGIC_DIST_BASE IOMEM(0xF0000000)
- #define MSM_QGIC_CPU_BASE IOMEM(0xF0001000)
- #define MSM_TMR_BASE IOMEM(0xF0200000)
- #define MSM_TMR0_BASE IOMEM(0xF0201000)
- #define MSM_GPIO1_BASE IOMEM(0xE0003000)
- #define MSM_GPIO2_BASE IOMEM(0xE0004000)
- #endif
|