devices-msm7x00.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465
  1. /* linux/arch/arm/mach-msm/devices.c
  2. *
  3. * Copyright (C) 2008 Google, Inc.
  4. *
  5. * This software is licensed under the terms of the GNU General Public
  6. * License version 2, as published by the Free Software Foundation, and
  7. * may be copied, distributed, and modified under those terms.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. */
  15. #include <linux/kernel.h>
  16. #include <linux/platform_device.h>
  17. #include <linux/clkdev.h>
  18. #include <mach/irqs.h>
  19. #include <mach/msm_iomap.h>
  20. #include "devices.h"
  21. #include <asm/mach/flash.h>
  22. #include <linux/mtd/nand.h>
  23. #include <linux/mtd/partitions.h>
  24. #include "clock.h"
  25. #include "clock-pcom.h"
  26. #include <mach/mmc.h>
  27. static struct resource resources_uart1[] = {
  28. {
  29. .start = INT_UART1,
  30. .end = INT_UART1,
  31. .flags = IORESOURCE_IRQ,
  32. },
  33. {
  34. .start = MSM_UART1_PHYS,
  35. .end = MSM_UART1_PHYS + MSM_UART1_SIZE - 1,
  36. .flags = IORESOURCE_MEM,
  37. .name = "uart_resource"
  38. },
  39. };
  40. static struct resource resources_uart2[] = {
  41. {
  42. .start = INT_UART2,
  43. .end = INT_UART2,
  44. .flags = IORESOURCE_IRQ,
  45. },
  46. {
  47. .start = MSM_UART2_PHYS,
  48. .end = MSM_UART2_PHYS + MSM_UART2_SIZE - 1,
  49. .flags = IORESOURCE_MEM,
  50. .name = "uart_resource"
  51. },
  52. };
  53. static struct resource resources_uart3[] = {
  54. {
  55. .start = INT_UART3,
  56. .end = INT_UART3,
  57. .flags = IORESOURCE_IRQ,
  58. },
  59. {
  60. .start = MSM_UART3_PHYS,
  61. .end = MSM_UART3_PHYS + MSM_UART3_SIZE - 1,
  62. .flags = IORESOURCE_MEM,
  63. .name = "uart_resource"
  64. },
  65. };
  66. struct platform_device msm_device_uart1 = {
  67. .name = "msm_serial",
  68. .id = 0,
  69. .num_resources = ARRAY_SIZE(resources_uart1),
  70. .resource = resources_uart1,
  71. };
  72. struct platform_device msm_device_uart2 = {
  73. .name = "msm_serial",
  74. .id = 1,
  75. .num_resources = ARRAY_SIZE(resources_uart2),
  76. .resource = resources_uart2,
  77. };
  78. struct platform_device msm_device_uart3 = {
  79. .name = "msm_serial",
  80. .id = 2,
  81. .num_resources = ARRAY_SIZE(resources_uart3),
  82. .resource = resources_uart3,
  83. };
  84. static struct resource resources_i2c[] = {
  85. {
  86. .start = MSM_I2C_PHYS,
  87. .end = MSM_I2C_PHYS + MSM_I2C_SIZE - 1,
  88. .flags = IORESOURCE_MEM,
  89. },
  90. {
  91. .start = INT_PWB_I2C,
  92. .end = INT_PWB_I2C,
  93. .flags = IORESOURCE_IRQ,
  94. },
  95. };
  96. struct platform_device msm_device_i2c = {
  97. .name = "msm_i2c",
  98. .id = 0,
  99. .num_resources = ARRAY_SIZE(resources_i2c),
  100. .resource = resources_i2c,
  101. };
  102. static struct resource resources_hsusb[] = {
  103. {
  104. .start = MSM_HSUSB_PHYS,
  105. .end = MSM_HSUSB_PHYS + MSM_HSUSB_SIZE,
  106. .flags = IORESOURCE_MEM,
  107. },
  108. {
  109. .start = INT_USB_HS,
  110. .end = INT_USB_HS,
  111. .flags = IORESOURCE_IRQ,
  112. },
  113. };
  114. struct platform_device msm_device_hsusb = {
  115. .name = "msm_hsusb",
  116. .id = -1,
  117. .num_resources = ARRAY_SIZE(resources_hsusb),
  118. .resource = resources_hsusb,
  119. .dev = {
  120. .coherent_dma_mask = 0xffffffff,
  121. },
  122. };
  123. struct flash_platform_data msm_nand_data = {
  124. .parts = NULL,
  125. .nr_parts = 0,
  126. };
  127. static struct resource resources_nand[] = {
  128. [0] = {
  129. .start = 7,
  130. .end = 7,
  131. .flags = IORESOURCE_DMA,
  132. },
  133. };
  134. struct platform_device msm_device_nand = {
  135. .name = "msm_nand",
  136. .id = -1,
  137. .num_resources = ARRAY_SIZE(resources_nand),
  138. .resource = resources_nand,
  139. .dev = {
  140. .platform_data = &msm_nand_data,
  141. },
  142. };
  143. struct platform_device msm_device_smd = {
  144. .name = "msm_smd",
  145. .id = -1,
  146. };
  147. static struct resource resources_sdc1[] = {
  148. {
  149. .start = MSM_SDC1_PHYS,
  150. .end = MSM_SDC1_PHYS + MSM_SDC1_SIZE - 1,
  151. .flags = IORESOURCE_MEM,
  152. },
  153. {
  154. .start = INT_SDC1_0,
  155. .end = INT_SDC1_0,
  156. .flags = IORESOURCE_IRQ,
  157. .name = "cmd_irq",
  158. },
  159. {
  160. .start = INT_SDC1_1,
  161. .end = INT_SDC1_1,
  162. .flags = IORESOURCE_IRQ,
  163. .name = "pio_irq",
  164. },
  165. {
  166. .flags = IORESOURCE_IRQ | IORESOURCE_DISABLED,
  167. .name = "status_irq"
  168. },
  169. {
  170. .start = 8,
  171. .end = 8,
  172. .flags = IORESOURCE_DMA,
  173. },
  174. };
  175. static struct resource resources_sdc2[] = {
  176. {
  177. .start = MSM_SDC2_PHYS,
  178. .end = MSM_SDC2_PHYS + MSM_SDC2_SIZE - 1,
  179. .flags = IORESOURCE_MEM,
  180. },
  181. {
  182. .start = INT_SDC2_0,
  183. .end = INT_SDC2_0,
  184. .flags = IORESOURCE_IRQ,
  185. .name = "cmd_irq",
  186. },
  187. {
  188. .start = INT_SDC2_1,
  189. .end = INT_SDC2_1,
  190. .flags = IORESOURCE_IRQ,
  191. .name = "pio_irq",
  192. },
  193. {
  194. .flags = IORESOURCE_IRQ | IORESOURCE_DISABLED,
  195. .name = "status_irq"
  196. },
  197. {
  198. .start = 8,
  199. .end = 8,
  200. .flags = IORESOURCE_DMA,
  201. },
  202. };
  203. static struct resource resources_sdc3[] = {
  204. {
  205. .start = MSM_SDC3_PHYS,
  206. .end = MSM_SDC3_PHYS + MSM_SDC3_SIZE - 1,
  207. .flags = IORESOURCE_MEM,
  208. },
  209. {
  210. .start = INT_SDC3_0,
  211. .end = INT_SDC3_0,
  212. .flags = IORESOURCE_IRQ,
  213. .name = "cmd_irq",
  214. },
  215. {
  216. .start = INT_SDC3_1,
  217. .end = INT_SDC3_1,
  218. .flags = IORESOURCE_IRQ,
  219. .name = "pio_irq",
  220. },
  221. {
  222. .flags = IORESOURCE_IRQ | IORESOURCE_DISABLED,
  223. .name = "status_irq"
  224. },
  225. {
  226. .start = 8,
  227. .end = 8,
  228. .flags = IORESOURCE_DMA,
  229. },
  230. };
  231. static struct resource resources_sdc4[] = {
  232. {
  233. .start = MSM_SDC4_PHYS,
  234. .end = MSM_SDC4_PHYS + MSM_SDC4_SIZE - 1,
  235. .flags = IORESOURCE_MEM,
  236. },
  237. {
  238. .start = INT_SDC4_0,
  239. .end = INT_SDC4_0,
  240. .flags = IORESOURCE_IRQ,
  241. .name = "cmd_irq",
  242. },
  243. {
  244. .start = INT_SDC4_1,
  245. .end = INT_SDC4_1,
  246. .flags = IORESOURCE_IRQ,
  247. .name = "pio_irq",
  248. },
  249. {
  250. .flags = IORESOURCE_IRQ | IORESOURCE_DISABLED,
  251. .name = "status_irq"
  252. },
  253. {
  254. .start = 8,
  255. .end = 8,
  256. .flags = IORESOURCE_DMA,
  257. },
  258. };
  259. struct platform_device msm_device_sdc1 = {
  260. .name = "msm_sdcc",
  261. .id = 1,
  262. .num_resources = ARRAY_SIZE(resources_sdc1),
  263. .resource = resources_sdc1,
  264. .dev = {
  265. .coherent_dma_mask = 0xffffffff,
  266. },
  267. };
  268. struct platform_device msm_device_sdc2 = {
  269. .name = "msm_sdcc",
  270. .id = 2,
  271. .num_resources = ARRAY_SIZE(resources_sdc2),
  272. .resource = resources_sdc2,
  273. .dev = {
  274. .coherent_dma_mask = 0xffffffff,
  275. },
  276. };
  277. struct platform_device msm_device_sdc3 = {
  278. .name = "msm_sdcc",
  279. .id = 3,
  280. .num_resources = ARRAY_SIZE(resources_sdc3),
  281. .resource = resources_sdc3,
  282. .dev = {
  283. .coherent_dma_mask = 0xffffffff,
  284. },
  285. };
  286. struct platform_device msm_device_sdc4 = {
  287. .name = "msm_sdcc",
  288. .id = 4,
  289. .num_resources = ARRAY_SIZE(resources_sdc4),
  290. .resource = resources_sdc4,
  291. .dev = {
  292. .coherent_dma_mask = 0xffffffff,
  293. },
  294. };
  295. static struct platform_device *msm_sdcc_devices[] __initdata = {
  296. &msm_device_sdc1,
  297. &msm_device_sdc2,
  298. &msm_device_sdc3,
  299. &msm_device_sdc4,
  300. };
  301. int __init msm_add_sdcc(unsigned int controller,
  302. struct msm_mmc_platform_data *plat,
  303. unsigned int stat_irq, unsigned long stat_irq_flags)
  304. {
  305. struct platform_device *pdev;
  306. struct resource *res;
  307. if (controller < 1 || controller > 4)
  308. return -EINVAL;
  309. pdev = msm_sdcc_devices[controller-1];
  310. pdev->dev.platform_data = plat;
  311. res = platform_get_resource_byname(pdev, IORESOURCE_IRQ, "status_irq");
  312. if (!res)
  313. return -EINVAL;
  314. else if (stat_irq) {
  315. res->start = res->end = stat_irq;
  316. res->flags &= ~IORESOURCE_DISABLED;
  317. res->flags |= stat_irq_flags;
  318. }
  319. return platform_device_register(pdev);
  320. }
  321. static struct resource resources_mddi0[] = {
  322. {
  323. .start = MSM_PMDH_PHYS,
  324. .end = MSM_PMDH_PHYS + MSM_PMDH_SIZE - 1,
  325. .flags = IORESOURCE_MEM,
  326. },
  327. {
  328. .start = INT_MDDI_PRI,
  329. .end = INT_MDDI_PRI,
  330. .flags = IORESOURCE_IRQ,
  331. },
  332. };
  333. static struct resource resources_mddi1[] = {
  334. {
  335. .start = MSM_EMDH_PHYS,
  336. .end = MSM_EMDH_PHYS + MSM_EMDH_SIZE - 1,
  337. .flags = IORESOURCE_MEM,
  338. },
  339. {
  340. .start = INT_MDDI_EXT,
  341. .end = INT_MDDI_EXT,
  342. .flags = IORESOURCE_IRQ,
  343. },
  344. };
  345. struct platform_device msm_device_mddi0 = {
  346. .name = "msm_mddi",
  347. .id = 0,
  348. .num_resources = ARRAY_SIZE(resources_mddi0),
  349. .resource = resources_mddi0,
  350. .dev = {
  351. .coherent_dma_mask = 0xffffffff,
  352. },
  353. };
  354. struct platform_device msm_device_mddi1 = {
  355. .name = "msm_mddi",
  356. .id = 1,
  357. .num_resources = ARRAY_SIZE(resources_mddi1),
  358. .resource = resources_mddi1,
  359. .dev = {
  360. .coherent_dma_mask = 0xffffffff,
  361. },
  362. };
  363. static struct resource resources_mdp[] = {
  364. {
  365. .start = MSM_MDP_PHYS,
  366. .end = MSM_MDP_PHYS + MSM_MDP_SIZE - 1,
  367. .name = "mdp",
  368. .flags = IORESOURCE_MEM
  369. },
  370. {
  371. .start = INT_MDP,
  372. .end = INT_MDP,
  373. .flags = IORESOURCE_IRQ,
  374. },
  375. };
  376. struct platform_device msm_device_mdp = {
  377. .name = "msm_mdp",
  378. .id = 0,
  379. .num_resources = ARRAY_SIZE(resources_mdp),
  380. .resource = resources_mdp,
  381. };
  382. struct clk_lookup msm_clocks_7x01a[] = {
  383. CLK_PCOM("adm_clk", ADM_CLK, NULL, 0),
  384. CLK_PCOM("adsp_clk", ADSP_CLK, NULL, 0),
  385. CLK_PCOM("ebi1_clk", EBI1_CLK, NULL, 0),
  386. CLK_PCOM("ebi2_clk", EBI2_CLK, NULL, 0),
  387. CLK_PCOM("ecodec_clk", ECODEC_CLK, NULL, 0),
  388. CLK_PCOM("emdh_clk", EMDH_CLK, NULL, OFF),
  389. CLK_PCOM("gp_clk", GP_CLK, NULL, 0),
  390. CLK_PCOM("grp_clk", GRP_3D_CLK, NULL, OFF),
  391. CLK_PCOM("i2c_clk", I2C_CLK, "msm_i2c.0", 0),
  392. CLK_PCOM("icodec_rx_clk", ICODEC_RX_CLK, NULL, 0),
  393. CLK_PCOM("icodec_tx_clk", ICODEC_TX_CLK, NULL, 0),
  394. CLK_PCOM("imem_clk", IMEM_CLK, NULL, OFF),
  395. CLK_PCOM("mdc_clk", MDC_CLK, NULL, 0),
  396. CLK_PCOM("mdp_clk", MDP_CLK, NULL, OFF),
  397. CLK_PCOM("pbus_clk", PBUS_CLK, NULL, 0),
  398. CLK_PCOM("pcm_clk", PCM_CLK, NULL, 0),
  399. CLK_PCOM("mddi_clk", PMDH_CLK, NULL, OFF | CLK_MINMAX),
  400. CLK_PCOM("sdac_clk", SDAC_CLK, NULL, OFF),
  401. CLK_PCOM("sdc_clk", SDC1_CLK, "msm_sdcc.1", OFF),
  402. CLK_PCOM("sdc_pclk", SDC1_P_CLK, "msm_sdcc.1", OFF),
  403. CLK_PCOM("sdc_clk", SDC2_CLK, "msm_sdcc.2", OFF),
  404. CLK_PCOM("sdc_pclk", SDC2_P_CLK, "msm_sdcc.2", OFF),
  405. CLK_PCOM("sdc_clk", SDC3_CLK, "msm_sdcc.3", OFF),
  406. CLK_PCOM("sdc_pclk", SDC3_P_CLK, "msm_sdcc.3", OFF),
  407. CLK_PCOM("sdc_clk", SDC4_CLK, "msm_sdcc.4", OFF),
  408. CLK_PCOM("sdc_pclk", SDC4_P_CLK, "msm_sdcc.4", OFF),
  409. CLK_PCOM("tsif_clk", TSIF_CLK, NULL, 0),
  410. CLK_PCOM("tsif_ref_clk", TSIF_REF_CLK, NULL, 0),
  411. CLK_PCOM("tv_dac_clk", TV_DAC_CLK, NULL, 0),
  412. CLK_PCOM("tv_enc_clk", TV_ENC_CLK, NULL, 0),
  413. CLK_PCOM("uart_clk", UART1_CLK, "msm_serial.0", OFF),
  414. CLK_PCOM("uart_clk", UART2_CLK, "msm_serial.1", 0),
  415. CLK_PCOM("uart_clk", UART3_CLK, "msm_serial.2", OFF),
  416. CLK_PCOM("uart1dm_clk", UART1DM_CLK, NULL, OFF),
  417. CLK_PCOM("uart2dm_clk", UART2DM_CLK, NULL, 0),
  418. CLK_PCOM("usb_hs_clk", USB_HS_CLK, "msm_hsusb", OFF),
  419. CLK_PCOM("usb_hs_pclk", USB_HS_P_CLK, "msm_hsusb", OFF),
  420. CLK_PCOM("usb_otg_clk", USB_OTG_CLK, NULL, 0),
  421. CLK_PCOM("vdc_clk", VDC_CLK, NULL, OFF ),
  422. CLK_PCOM("vfe_clk", VFE_CLK, NULL, OFF),
  423. CLK_PCOM("vfe_mdc_clk", VFE_MDC_CLK, NULL, OFF),
  424. };
  425. unsigned msm_num_clocks_7x01a = ARRAY_SIZE(msm_clocks_7x01a);