mm-imx35.c 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109
  1. /*
  2. * Copyright (C) 1999,2000 Arm Limited
  3. * Copyright (C) 2000 Deep Blue Solutions Ltd
  4. * Copyright (C) 2002 Shane Nay (shane@minirl.com)
  5. * Copyright 2005-2007 Freescale Semiconductor, Inc. All Rights Reserved.
  6. * - add MX31 specific definitions
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. */
  18. #include <linux/mm.h>
  19. #include <linux/init.h>
  20. #include <linux/err.h>
  21. #include <asm/pgtable.h>
  22. #include <asm/mach/map.h>
  23. #include <asm/hardware/cache-l2x0.h>
  24. #include <mach/common.h>
  25. #include <mach/devices-common.h>
  26. #include <mach/hardware.h>
  27. #include <mach/iomux-v3.h>
  28. #include <mach/irqs.h>
  29. static struct map_desc mx35_io_desc[] __initdata = {
  30. imx_map_entry(MX35, X_MEMC, MT_DEVICE),
  31. imx_map_entry(MX35, AVIC, MT_DEVICE_NONSHARED),
  32. imx_map_entry(MX35, AIPS1, MT_DEVICE_NONSHARED),
  33. imx_map_entry(MX35, AIPS2, MT_DEVICE_NONSHARED),
  34. imx_map_entry(MX35, SPBA0, MT_DEVICE_NONSHARED),
  35. };
  36. void __init mx35_map_io(void)
  37. {
  38. iotable_init(mx35_io_desc, ARRAY_SIZE(mx35_io_desc));
  39. }
  40. void __init imx35_init_early(void)
  41. {
  42. mxc_set_cpu_type(MXC_CPU_MX35);
  43. mxc_iomux_v3_init(MX35_IO_ADDRESS(MX35_IOMUXC_BASE_ADDR));
  44. mxc_arch_reset_init(MX35_IO_ADDRESS(MX35_WDOG_BASE_ADDR));
  45. }
  46. void __init mx35_init_irq(void)
  47. {
  48. mxc_init_irq(MX35_IO_ADDRESS(MX35_AVIC_BASE_ADDR));
  49. }
  50. static struct sdma_script_start_addrs imx35_to1_sdma_script __initdata = {
  51. .ap_2_ap_addr = 642,
  52. .uart_2_mcu_addr = 817,
  53. .mcu_2_app_addr = 747,
  54. .uartsh_2_mcu_addr = 1183,
  55. .per_2_shp_addr = 1033,
  56. .mcu_2_shp_addr = 961,
  57. .ata_2_mcu_addr = 1333,
  58. .mcu_2_ata_addr = 1252,
  59. .app_2_mcu_addr = 683,
  60. .shp_2_per_addr = 1111,
  61. .shp_2_mcu_addr = 892,
  62. };
  63. static struct sdma_script_start_addrs imx35_to2_sdma_script __initdata = {
  64. .ap_2_ap_addr = 729,
  65. .uart_2_mcu_addr = 904,
  66. .per_2_app_addr = 1597,
  67. .mcu_2_app_addr = 834,
  68. .uartsh_2_mcu_addr = 1270,
  69. .per_2_shp_addr = 1120,
  70. .mcu_2_shp_addr = 1048,
  71. .ata_2_mcu_addr = 1429,
  72. .mcu_2_ata_addr = 1339,
  73. .app_2_per_addr = 1531,
  74. .app_2_mcu_addr = 770,
  75. .shp_2_per_addr = 1198,
  76. .shp_2_mcu_addr = 979,
  77. };
  78. static struct sdma_platform_data imx35_sdma_pdata __initdata = {
  79. .fw_name = "sdma-imx35-to2.bin",
  80. .script_addrs = &imx35_to2_sdma_script,
  81. };
  82. void __init imx35_soc_init(void)
  83. {
  84. int to_version = mx35_revision() >> 4;
  85. /* i.mx35 has the i.mx31 type gpio */
  86. mxc_register_gpio("imx31-gpio", 0, MX35_GPIO1_BASE_ADDR, SZ_16K, MX35_INT_GPIO1, 0);
  87. mxc_register_gpio("imx31-gpio", 1, MX35_GPIO2_BASE_ADDR, SZ_16K, MX35_INT_GPIO2, 0);
  88. mxc_register_gpio("imx31-gpio", 2, MX35_GPIO3_BASE_ADDR, SZ_16K, MX35_INT_GPIO3, 0);
  89. if (to_version == 1) {
  90. strncpy(imx35_sdma_pdata.fw_name, "sdma-imx35-to1.bin",
  91. strlen(imx35_sdma_pdata.fw_name));
  92. imx35_sdma_pdata.script_addrs = &imx35_to1_sdma_script;
  93. }
  94. imx_add_imx_sdma("imx35-sdma", MX35_SDMA_BASE_ADDR, MX35_INT_SDMA, &imx35_sdma_pdata);
  95. }