mm-imx1.c 1.7 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061
  1. /*
  2. * author: Sascha Hauer
  3. * Created: april 20th, 2004
  4. * Copyright: Synertronixx GmbH
  5. *
  6. * Common code for i.MX1 machines
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. */
  18. #include <linux/kernel.h>
  19. #include <linux/init.h>
  20. #include <linux/io.h>
  21. #include <asm/mach/map.h>
  22. #include <mach/common.h>
  23. #include <mach/hardware.h>
  24. #include <mach/irqs.h>
  25. #include <mach/iomux-v1.h>
  26. static struct map_desc imx_io_desc[] __initdata = {
  27. imx_map_entry(MX1, IO, MT_DEVICE),
  28. };
  29. void __init mx1_map_io(void)
  30. {
  31. iotable_init(imx_io_desc, ARRAY_SIZE(imx_io_desc));
  32. }
  33. void __init imx1_init_early(void)
  34. {
  35. mxc_set_cpu_type(MXC_CPU_MX1);
  36. mxc_arch_reset_init(MX1_IO_ADDRESS(MX1_WDT_BASE_ADDR));
  37. imx_iomuxv1_init(MX1_IO_ADDRESS(MX1_GPIO_BASE_ADDR),
  38. MX1_NUM_GPIO_PORT);
  39. }
  40. void __init mx1_init_irq(void)
  41. {
  42. mxc_init_irq(MX1_IO_ADDRESS(MX1_AVIC_BASE_ADDR));
  43. }
  44. void __init imx1_soc_init(void)
  45. {
  46. mxc_register_gpio("imx1-gpio", 0, MX1_GPIO1_BASE_ADDR, SZ_256,
  47. MX1_GPIO_INT_PORTA, 0);
  48. mxc_register_gpio("imx1-gpio", 1, MX1_GPIO2_BASE_ADDR, SZ_256,
  49. MX1_GPIO_INT_PORTB, 0);
  50. mxc_register_gpio("imx1-gpio", 2, MX1_GPIO3_BASE_ADDR, SZ_256,
  51. MX1_GPIO_INT_PORTC, 0);
  52. mxc_register_gpio("imx1-gpio", 3, MX1_GPIO4_BASE_ADDR, SZ_256,
  53. MX1_GPIO_INT_PORTD, 0);
  54. }