tx.c 34 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389
  1. /*
  2. * Atheros CARL9170 driver
  3. *
  4. * 802.11 xmit & status routines
  5. *
  6. * Copyright 2008, Johannes Berg <johannes@sipsolutions.net>
  7. * Copyright 2009, 2010, Christian Lamparter <chunkeey@googlemail.com>
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2 of the License, or
  12. * (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; see the file COPYING. If not, see
  21. * http://www.gnu.org/licenses/.
  22. *
  23. * This file incorporates work covered by the following copyright and
  24. * permission notice:
  25. * Copyright (c) 2007-2008 Atheros Communications, Inc.
  26. *
  27. * Permission to use, copy, modify, and/or distribute this software for any
  28. * purpose with or without fee is hereby granted, provided that the above
  29. * copyright notice and this permission notice appear in all copies.
  30. *
  31. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  32. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  33. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  34. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  35. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  36. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  37. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  38. */
  39. #include <linux/init.h>
  40. #include <linux/slab.h>
  41. #include <linux/module.h>
  42. #include <linux/etherdevice.h>
  43. #include <net/mac80211.h>
  44. #include "carl9170.h"
  45. #include "hw.h"
  46. #include "cmd.h"
  47. static inline unsigned int __carl9170_get_queue(struct ar9170 *ar,
  48. unsigned int queue)
  49. {
  50. if (unlikely(modparam_noht)) {
  51. return queue;
  52. } else {
  53. /*
  54. * This is just another workaround, until
  55. * someone figures out how to get QoS and
  56. * AMPDU to play nicely together.
  57. */
  58. return 2; /* AC_BE */
  59. }
  60. }
  61. static inline unsigned int carl9170_get_queue(struct ar9170 *ar,
  62. struct sk_buff *skb)
  63. {
  64. return __carl9170_get_queue(ar, skb_get_queue_mapping(skb));
  65. }
  66. static bool is_mem_full(struct ar9170 *ar)
  67. {
  68. return (DIV_ROUND_UP(IEEE80211_MAX_FRAME_LEN, ar->fw.mem_block_size) >
  69. atomic_read(&ar->mem_free_blocks));
  70. }
  71. static void carl9170_tx_accounting(struct ar9170 *ar, struct sk_buff *skb)
  72. {
  73. int queue, i;
  74. bool mem_full;
  75. atomic_inc(&ar->tx_total_queued);
  76. queue = skb_get_queue_mapping(skb);
  77. spin_lock_bh(&ar->tx_stats_lock);
  78. /*
  79. * The driver has to accept the frame, regardless if the queue is
  80. * full to the brim, or not. We have to do the queuing internally,
  81. * since mac80211 assumes that a driver which can operate with
  82. * aggregated frames does not reject frames for this reason.
  83. */
  84. ar->tx_stats[queue].len++;
  85. ar->tx_stats[queue].count++;
  86. mem_full = is_mem_full(ar);
  87. for (i = 0; i < ar->hw->queues; i++) {
  88. if (mem_full || ar->tx_stats[i].len >= ar->tx_stats[i].limit) {
  89. ieee80211_stop_queue(ar->hw, i);
  90. ar->queue_stop_timeout[i] = jiffies;
  91. }
  92. }
  93. spin_unlock_bh(&ar->tx_stats_lock);
  94. }
  95. static void carl9170_tx_accounting_free(struct ar9170 *ar, struct sk_buff *skb)
  96. {
  97. struct ieee80211_tx_info *txinfo;
  98. int queue;
  99. txinfo = IEEE80211_SKB_CB(skb);
  100. queue = skb_get_queue_mapping(skb);
  101. spin_lock_bh(&ar->tx_stats_lock);
  102. ar->tx_stats[queue].len--;
  103. if (!is_mem_full(ar)) {
  104. unsigned int i;
  105. for (i = 0; i < ar->hw->queues; i++) {
  106. if (ar->tx_stats[i].len >= CARL9170_NUM_TX_LIMIT_SOFT)
  107. continue;
  108. if (ieee80211_queue_stopped(ar->hw, i)) {
  109. unsigned long tmp;
  110. tmp = jiffies - ar->queue_stop_timeout[i];
  111. if (tmp > ar->max_queue_stop_timeout[i])
  112. ar->max_queue_stop_timeout[i] = tmp;
  113. }
  114. ieee80211_wake_queue(ar->hw, i);
  115. }
  116. }
  117. spin_unlock_bh(&ar->tx_stats_lock);
  118. if (atomic_dec_and_test(&ar->tx_total_queued))
  119. complete(&ar->tx_flush);
  120. }
  121. static int carl9170_alloc_dev_space(struct ar9170 *ar, struct sk_buff *skb)
  122. {
  123. struct _carl9170_tx_superframe *super = (void *) skb->data;
  124. unsigned int chunks;
  125. int cookie = -1;
  126. atomic_inc(&ar->mem_allocs);
  127. chunks = DIV_ROUND_UP(skb->len, ar->fw.mem_block_size);
  128. if (unlikely(atomic_sub_return(chunks, &ar->mem_free_blocks) < 0)) {
  129. atomic_add(chunks, &ar->mem_free_blocks);
  130. return -ENOSPC;
  131. }
  132. spin_lock_bh(&ar->mem_lock);
  133. cookie = bitmap_find_free_region(ar->mem_bitmap, ar->fw.mem_blocks, 0);
  134. spin_unlock_bh(&ar->mem_lock);
  135. if (unlikely(cookie < 0)) {
  136. atomic_add(chunks, &ar->mem_free_blocks);
  137. return -ENOSPC;
  138. }
  139. super = (void *) skb->data;
  140. /*
  141. * Cookie #0 serves two special purposes:
  142. * 1. The firmware might use it generate BlockACK frames
  143. * in responds of an incoming BlockAckReqs.
  144. *
  145. * 2. Prevent double-free bugs.
  146. */
  147. super->s.cookie = (u8) cookie + 1;
  148. return 0;
  149. }
  150. static void carl9170_release_dev_space(struct ar9170 *ar, struct sk_buff *skb)
  151. {
  152. struct _carl9170_tx_superframe *super = (void *) skb->data;
  153. int cookie;
  154. /* make a local copy of the cookie */
  155. cookie = super->s.cookie;
  156. /* invalidate cookie */
  157. super->s.cookie = 0;
  158. /*
  159. * Do a out-of-bounds check on the cookie:
  160. *
  161. * * cookie "0" is reserved and won't be assigned to any
  162. * out-going frame. Internally however, it is used to
  163. * mark no longer/un-accounted frames and serves as a
  164. * cheap way of preventing frames from being freed
  165. * twice by _accident_. NB: There is a tiny race...
  166. *
  167. * * obviously, cookie number is limited by the amount
  168. * of available memory blocks, so the number can
  169. * never execeed the mem_blocks count.
  170. */
  171. if (unlikely(WARN_ON_ONCE(cookie == 0) ||
  172. WARN_ON_ONCE(cookie > ar->fw.mem_blocks)))
  173. return;
  174. atomic_add(DIV_ROUND_UP(skb->len, ar->fw.mem_block_size),
  175. &ar->mem_free_blocks);
  176. spin_lock_bh(&ar->mem_lock);
  177. bitmap_release_region(ar->mem_bitmap, cookie - 1, 0);
  178. spin_unlock_bh(&ar->mem_lock);
  179. }
  180. /* Called from any context */
  181. static void carl9170_tx_release(struct kref *ref)
  182. {
  183. struct ar9170 *ar;
  184. struct carl9170_tx_info *arinfo;
  185. struct ieee80211_tx_info *txinfo;
  186. struct sk_buff *skb;
  187. arinfo = container_of(ref, struct carl9170_tx_info, ref);
  188. txinfo = container_of((void *) arinfo, struct ieee80211_tx_info,
  189. rate_driver_data);
  190. skb = container_of((void *) txinfo, struct sk_buff, cb);
  191. ar = arinfo->ar;
  192. if (WARN_ON_ONCE(!ar))
  193. return;
  194. BUILD_BUG_ON(
  195. offsetof(struct ieee80211_tx_info, status.ampdu_ack_len) != 23);
  196. memset(&txinfo->status.ampdu_ack_len, 0,
  197. sizeof(struct ieee80211_tx_info) -
  198. offsetof(struct ieee80211_tx_info, status.ampdu_ack_len));
  199. if (atomic_read(&ar->tx_total_queued))
  200. ar->tx_schedule = true;
  201. if (txinfo->flags & IEEE80211_TX_CTL_AMPDU) {
  202. if (!atomic_read(&ar->tx_ampdu_upload))
  203. ar->tx_ampdu_schedule = true;
  204. if (txinfo->flags & IEEE80211_TX_STAT_AMPDU) {
  205. struct _carl9170_tx_superframe *super;
  206. super = (void *)skb->data;
  207. txinfo->status.ampdu_len = super->s.rix;
  208. txinfo->status.ampdu_ack_len = super->s.cnt;
  209. } else if (txinfo->flags & IEEE80211_TX_STAT_ACK) {
  210. /*
  211. * drop redundant tx_status reports:
  212. *
  213. * 1. ampdu_ack_len of the final tx_status does
  214. * include the feedback of this particular frame.
  215. *
  216. * 2. tx_status_irqsafe only queues up to 128
  217. * tx feedback reports and discards the rest.
  218. *
  219. * 3. minstrel_ht is picky, it only accepts
  220. * reports of frames with the TX_STATUS_AMPDU flag.
  221. */
  222. dev_kfree_skb_any(skb);
  223. return;
  224. } else {
  225. /*
  226. * Frame has failed, but we want to keep it in
  227. * case it was lost due to a power-state
  228. * transition.
  229. */
  230. }
  231. }
  232. skb_pull(skb, sizeof(struct _carl9170_tx_superframe));
  233. ieee80211_tx_status_irqsafe(ar->hw, skb);
  234. }
  235. void carl9170_tx_get_skb(struct sk_buff *skb)
  236. {
  237. struct carl9170_tx_info *arinfo = (void *)
  238. (IEEE80211_SKB_CB(skb))->rate_driver_data;
  239. kref_get(&arinfo->ref);
  240. }
  241. int carl9170_tx_put_skb(struct sk_buff *skb)
  242. {
  243. struct carl9170_tx_info *arinfo = (void *)
  244. (IEEE80211_SKB_CB(skb))->rate_driver_data;
  245. return kref_put(&arinfo->ref, carl9170_tx_release);
  246. }
  247. /* Caller must hold the tid_info->lock & rcu_read_lock */
  248. static void carl9170_tx_shift_bm(struct ar9170 *ar,
  249. struct carl9170_sta_tid *tid_info, u16 seq)
  250. {
  251. u16 off;
  252. off = SEQ_DIFF(seq, tid_info->bsn);
  253. if (WARN_ON_ONCE(off >= CARL9170_BAW_BITS))
  254. return;
  255. /*
  256. * Sanity check. For each MPDU we set the bit in bitmap and
  257. * clear it once we received the tx_status.
  258. * But if the bit is already cleared then we've been bitten
  259. * by a bug.
  260. */
  261. WARN_ON_ONCE(!test_and_clear_bit(off, tid_info->bitmap));
  262. off = SEQ_DIFF(tid_info->snx, tid_info->bsn);
  263. if (WARN_ON_ONCE(off >= CARL9170_BAW_BITS))
  264. return;
  265. if (!bitmap_empty(tid_info->bitmap, off))
  266. off = find_first_bit(tid_info->bitmap, off);
  267. tid_info->bsn += off;
  268. tid_info->bsn &= 0x0fff;
  269. bitmap_shift_right(tid_info->bitmap, tid_info->bitmap,
  270. off, CARL9170_BAW_BITS);
  271. }
  272. static void carl9170_tx_status_process_ampdu(struct ar9170 *ar,
  273. struct sk_buff *skb, struct ieee80211_tx_info *txinfo)
  274. {
  275. struct _carl9170_tx_superframe *super = (void *) skb->data;
  276. struct ieee80211_hdr *hdr = (void *) super->frame_data;
  277. struct ieee80211_tx_info *tx_info;
  278. struct carl9170_tx_info *ar_info;
  279. struct carl9170_sta_info *sta_info;
  280. struct ieee80211_sta *sta;
  281. struct carl9170_sta_tid *tid_info;
  282. struct ieee80211_vif *vif;
  283. unsigned int vif_id;
  284. u8 tid;
  285. if (!(txinfo->flags & IEEE80211_TX_CTL_AMPDU) ||
  286. txinfo->flags & IEEE80211_TX_CTL_INJECTED ||
  287. (!(super->f.mac_control & cpu_to_le16(AR9170_TX_MAC_AGGR))))
  288. return;
  289. tx_info = IEEE80211_SKB_CB(skb);
  290. ar_info = (void *) tx_info->rate_driver_data;
  291. vif_id = (super->s.misc & CARL9170_TX_SUPER_MISC_VIF_ID) >>
  292. CARL9170_TX_SUPER_MISC_VIF_ID_S;
  293. if (WARN_ON_ONCE(vif_id >= AR9170_MAX_VIRTUAL_MAC))
  294. return;
  295. rcu_read_lock();
  296. vif = rcu_dereference(ar->vif_priv[vif_id].vif);
  297. if (unlikely(!vif))
  298. goto out_rcu;
  299. /*
  300. * Normally we should use wrappers like ieee80211_get_DA to get
  301. * the correct peer ieee80211_sta.
  302. *
  303. * But there is a problem with indirect traffic (broadcasts, or
  304. * data which is designated for other stations) in station mode.
  305. * The frame will be directed to the AP for distribution and not
  306. * to the actual destination.
  307. */
  308. sta = ieee80211_find_sta(vif, hdr->addr1);
  309. if (unlikely(!sta))
  310. goto out_rcu;
  311. tid = get_tid_h(hdr);
  312. sta_info = (void *) sta->drv_priv;
  313. tid_info = rcu_dereference(sta_info->agg[tid]);
  314. if (!tid_info)
  315. goto out_rcu;
  316. spin_lock_bh(&tid_info->lock);
  317. if (likely(tid_info->state >= CARL9170_TID_STATE_IDLE))
  318. carl9170_tx_shift_bm(ar, tid_info, get_seq_h(hdr));
  319. if (sta_info->stats[tid].clear) {
  320. sta_info->stats[tid].clear = false;
  321. sta_info->stats[tid].ampdu_len = 0;
  322. sta_info->stats[tid].ampdu_ack_len = 0;
  323. }
  324. sta_info->stats[tid].ampdu_len++;
  325. if (txinfo->status.rates[0].count == 1)
  326. sta_info->stats[tid].ampdu_ack_len++;
  327. if (super->f.mac_control & cpu_to_le16(AR9170_TX_MAC_IMM_BA)) {
  328. super->s.rix = sta_info->stats[tid].ampdu_len;
  329. super->s.cnt = sta_info->stats[tid].ampdu_ack_len;
  330. txinfo->flags |= IEEE80211_TX_STAT_AMPDU;
  331. sta_info->stats[tid].clear = true;
  332. }
  333. spin_unlock_bh(&tid_info->lock);
  334. out_rcu:
  335. rcu_read_unlock();
  336. }
  337. void carl9170_tx_status(struct ar9170 *ar, struct sk_buff *skb,
  338. const bool success)
  339. {
  340. struct ieee80211_tx_info *txinfo;
  341. carl9170_tx_accounting_free(ar, skb);
  342. txinfo = IEEE80211_SKB_CB(skb);
  343. if (success)
  344. txinfo->flags |= IEEE80211_TX_STAT_ACK;
  345. else
  346. ar->tx_ack_failures++;
  347. if (txinfo->flags & IEEE80211_TX_CTL_AMPDU)
  348. carl9170_tx_status_process_ampdu(ar, skb, txinfo);
  349. carl9170_tx_put_skb(skb);
  350. }
  351. /* This function may be called form any context */
  352. void carl9170_tx_callback(struct ar9170 *ar, struct sk_buff *skb)
  353. {
  354. struct ieee80211_tx_info *txinfo = IEEE80211_SKB_CB(skb);
  355. atomic_dec(&ar->tx_total_pending);
  356. if (txinfo->flags & IEEE80211_TX_CTL_AMPDU)
  357. atomic_dec(&ar->tx_ampdu_upload);
  358. if (carl9170_tx_put_skb(skb))
  359. tasklet_hi_schedule(&ar->usb_tasklet);
  360. }
  361. static struct sk_buff *carl9170_get_queued_skb(struct ar9170 *ar, u8 cookie,
  362. struct sk_buff_head *queue)
  363. {
  364. struct sk_buff *skb;
  365. spin_lock_bh(&queue->lock);
  366. skb_queue_walk(queue, skb) {
  367. struct _carl9170_tx_superframe *txc = (void *) skb->data;
  368. if (txc->s.cookie != cookie)
  369. continue;
  370. __skb_unlink(skb, queue);
  371. spin_unlock_bh(&queue->lock);
  372. carl9170_release_dev_space(ar, skb);
  373. return skb;
  374. }
  375. spin_unlock_bh(&queue->lock);
  376. return NULL;
  377. }
  378. static void carl9170_tx_fill_rateinfo(struct ar9170 *ar, unsigned int rix,
  379. unsigned int tries, struct ieee80211_tx_info *txinfo)
  380. {
  381. unsigned int i;
  382. for (i = 0; i < IEEE80211_TX_MAX_RATES; i++) {
  383. if (txinfo->status.rates[i].idx < 0)
  384. break;
  385. if (i == rix) {
  386. txinfo->status.rates[i].count = tries;
  387. i++;
  388. break;
  389. }
  390. }
  391. for (; i < IEEE80211_TX_MAX_RATES; i++) {
  392. txinfo->status.rates[i].idx = -1;
  393. txinfo->status.rates[i].count = 0;
  394. }
  395. }
  396. static void carl9170_check_queue_stop_timeout(struct ar9170 *ar)
  397. {
  398. int i;
  399. struct sk_buff *skb;
  400. struct ieee80211_tx_info *txinfo;
  401. struct carl9170_tx_info *arinfo;
  402. bool restart = false;
  403. for (i = 0; i < ar->hw->queues; i++) {
  404. spin_lock_bh(&ar->tx_status[i].lock);
  405. skb = skb_peek(&ar->tx_status[i]);
  406. if (!skb)
  407. goto next;
  408. txinfo = IEEE80211_SKB_CB(skb);
  409. arinfo = (void *) txinfo->rate_driver_data;
  410. if (time_is_before_jiffies(arinfo->timeout +
  411. msecs_to_jiffies(CARL9170_QUEUE_STUCK_TIMEOUT)) == true)
  412. restart = true;
  413. next:
  414. spin_unlock_bh(&ar->tx_status[i].lock);
  415. }
  416. if (restart) {
  417. /*
  418. * At least one queue has been stuck for long enough.
  419. * Give the device a kick and hope it gets back to
  420. * work.
  421. *
  422. * possible reasons may include:
  423. * - frames got lost/corrupted (bad connection to the device)
  424. * - stalled rx processing/usb controller hiccups
  425. * - firmware errors/bugs
  426. * - every bug you can think of.
  427. * - all bugs you can't...
  428. * - ...
  429. */
  430. carl9170_restart(ar, CARL9170_RR_STUCK_TX);
  431. }
  432. }
  433. static void carl9170_tx_ampdu_timeout(struct ar9170 *ar)
  434. {
  435. struct carl9170_sta_tid *iter;
  436. struct sk_buff *skb;
  437. struct ieee80211_tx_info *txinfo;
  438. struct carl9170_tx_info *arinfo;
  439. struct _carl9170_tx_superframe *super;
  440. struct ieee80211_sta *sta;
  441. struct ieee80211_vif *vif;
  442. struct ieee80211_hdr *hdr;
  443. unsigned int vif_id;
  444. rcu_read_lock();
  445. list_for_each_entry_rcu(iter, &ar->tx_ampdu_list, list) {
  446. if (iter->state < CARL9170_TID_STATE_IDLE)
  447. continue;
  448. spin_lock_bh(&iter->lock);
  449. skb = skb_peek(&iter->queue);
  450. if (!skb)
  451. goto unlock;
  452. txinfo = IEEE80211_SKB_CB(skb);
  453. arinfo = (void *)txinfo->rate_driver_data;
  454. if (time_is_after_jiffies(arinfo->timeout +
  455. msecs_to_jiffies(CARL9170_QUEUE_TIMEOUT)))
  456. goto unlock;
  457. super = (void *) skb->data;
  458. hdr = (void *) super->frame_data;
  459. vif_id = (super->s.misc & CARL9170_TX_SUPER_MISC_VIF_ID) >>
  460. CARL9170_TX_SUPER_MISC_VIF_ID_S;
  461. if (WARN_ON(vif_id >= AR9170_MAX_VIRTUAL_MAC))
  462. goto unlock;
  463. vif = rcu_dereference(ar->vif_priv[vif_id].vif);
  464. if (WARN_ON(!vif))
  465. goto unlock;
  466. sta = ieee80211_find_sta(vif, hdr->addr1);
  467. if (WARN_ON(!sta))
  468. goto unlock;
  469. ieee80211_stop_tx_ba_session(sta, iter->tid);
  470. unlock:
  471. spin_unlock_bh(&iter->lock);
  472. }
  473. rcu_read_unlock();
  474. }
  475. void carl9170_tx_janitor(struct work_struct *work)
  476. {
  477. struct ar9170 *ar = container_of(work, struct ar9170,
  478. tx_janitor.work);
  479. if (!IS_STARTED(ar))
  480. return;
  481. ar->tx_janitor_last_run = jiffies;
  482. carl9170_check_queue_stop_timeout(ar);
  483. carl9170_tx_ampdu_timeout(ar);
  484. if (!atomic_read(&ar->tx_total_queued))
  485. return;
  486. ieee80211_queue_delayed_work(ar->hw, &ar->tx_janitor,
  487. msecs_to_jiffies(CARL9170_TX_TIMEOUT));
  488. }
  489. static void __carl9170_tx_process_status(struct ar9170 *ar,
  490. const uint8_t cookie, const uint8_t info)
  491. {
  492. struct sk_buff *skb;
  493. struct ieee80211_tx_info *txinfo;
  494. struct carl9170_tx_info *arinfo;
  495. unsigned int r, t, q;
  496. bool success = true;
  497. q = ar9170_qmap[info & CARL9170_TX_STATUS_QUEUE];
  498. skb = carl9170_get_queued_skb(ar, cookie, &ar->tx_status[q]);
  499. if (!skb) {
  500. /*
  501. * We have lost the race to another thread.
  502. */
  503. return ;
  504. }
  505. txinfo = IEEE80211_SKB_CB(skb);
  506. arinfo = (void *) txinfo->rate_driver_data;
  507. if (!(info & CARL9170_TX_STATUS_SUCCESS))
  508. success = false;
  509. r = (info & CARL9170_TX_STATUS_RIX) >> CARL9170_TX_STATUS_RIX_S;
  510. t = (info & CARL9170_TX_STATUS_TRIES) >> CARL9170_TX_STATUS_TRIES_S;
  511. carl9170_tx_fill_rateinfo(ar, r, t, txinfo);
  512. carl9170_tx_status(ar, skb, success);
  513. }
  514. void carl9170_tx_process_status(struct ar9170 *ar,
  515. const struct carl9170_rsp *cmd)
  516. {
  517. unsigned int i;
  518. for (i = 0; i < cmd->hdr.ext; i++) {
  519. if (WARN_ON(i > ((cmd->hdr.len / 2) + 1))) {
  520. print_hex_dump_bytes("UU:", DUMP_PREFIX_NONE,
  521. (void *) cmd, cmd->hdr.len + 4);
  522. break;
  523. }
  524. __carl9170_tx_process_status(ar, cmd->_tx_status[i].cookie,
  525. cmd->_tx_status[i].info);
  526. }
  527. }
  528. static __le32 carl9170_tx_physet(struct ar9170 *ar,
  529. struct ieee80211_tx_info *info, struct ieee80211_tx_rate *txrate)
  530. {
  531. struct ieee80211_rate *rate = NULL;
  532. u32 power, chains;
  533. __le32 tmp;
  534. tmp = cpu_to_le32(0);
  535. if (txrate->flags & IEEE80211_TX_RC_40_MHZ_WIDTH)
  536. tmp |= cpu_to_le32(AR9170_TX_PHY_BW_40MHZ <<
  537. AR9170_TX_PHY_BW_S);
  538. /* this works because 40 MHz is 2 and dup is 3 */
  539. if (txrate->flags & IEEE80211_TX_RC_DUP_DATA)
  540. tmp |= cpu_to_le32(AR9170_TX_PHY_BW_40MHZ_DUP <<
  541. AR9170_TX_PHY_BW_S);
  542. if (txrate->flags & IEEE80211_TX_RC_SHORT_GI)
  543. tmp |= cpu_to_le32(AR9170_TX_PHY_SHORT_GI);
  544. if (txrate->flags & IEEE80211_TX_RC_MCS) {
  545. u32 r = txrate->idx;
  546. u8 *txpower;
  547. /* heavy clip control */
  548. tmp |= cpu_to_le32((r & 0x7) <<
  549. AR9170_TX_PHY_TX_HEAVY_CLIP_S);
  550. if (txrate->flags & IEEE80211_TX_RC_40_MHZ_WIDTH) {
  551. if (info->band == IEEE80211_BAND_5GHZ)
  552. txpower = ar->power_5G_ht40;
  553. else
  554. txpower = ar->power_2G_ht40;
  555. } else {
  556. if (info->band == IEEE80211_BAND_5GHZ)
  557. txpower = ar->power_5G_ht20;
  558. else
  559. txpower = ar->power_2G_ht20;
  560. }
  561. power = txpower[r & 7];
  562. /* +1 dBm for HT40 */
  563. if (txrate->flags & IEEE80211_TX_RC_40_MHZ_WIDTH)
  564. power += 2;
  565. r <<= AR9170_TX_PHY_MCS_S;
  566. BUG_ON(r & ~AR9170_TX_PHY_MCS);
  567. tmp |= cpu_to_le32(r & AR9170_TX_PHY_MCS);
  568. tmp |= cpu_to_le32(AR9170_TX_PHY_MOD_HT);
  569. /*
  570. * green field preamble does not work.
  571. *
  572. * if (txrate->flags & IEEE80211_TX_RC_GREEN_FIELD)
  573. * tmp |= cpu_to_le32(AR9170_TX_PHY_GREENFIELD);
  574. */
  575. } else {
  576. u8 *txpower;
  577. u32 mod;
  578. u32 phyrate;
  579. u8 idx = txrate->idx;
  580. if (info->band != IEEE80211_BAND_2GHZ) {
  581. idx += 4;
  582. txpower = ar->power_5G_leg;
  583. mod = AR9170_TX_PHY_MOD_OFDM;
  584. } else {
  585. if (idx < 4) {
  586. txpower = ar->power_2G_cck;
  587. mod = AR9170_TX_PHY_MOD_CCK;
  588. } else {
  589. mod = AR9170_TX_PHY_MOD_OFDM;
  590. txpower = ar->power_2G_ofdm;
  591. }
  592. }
  593. rate = &__carl9170_ratetable[idx];
  594. phyrate = rate->hw_value & 0xF;
  595. power = txpower[(rate->hw_value & 0x30) >> 4];
  596. phyrate <<= AR9170_TX_PHY_MCS_S;
  597. tmp |= cpu_to_le32(mod);
  598. tmp |= cpu_to_le32(phyrate);
  599. /*
  600. * short preamble seems to be broken too.
  601. *
  602. * if (txrate->flags & IEEE80211_TX_RC_USE_SHORT_PREAMBLE)
  603. * tmp |= cpu_to_le32(AR9170_TX_PHY_SHORT_PREAMBLE);
  604. */
  605. }
  606. power <<= AR9170_TX_PHY_TX_PWR_S;
  607. power &= AR9170_TX_PHY_TX_PWR;
  608. tmp |= cpu_to_le32(power);
  609. /* set TX chains */
  610. if (ar->eeprom.tx_mask == 1) {
  611. chains = AR9170_TX_PHY_TXCHAIN_1;
  612. } else {
  613. chains = AR9170_TX_PHY_TXCHAIN_2;
  614. /* >= 36M legacy OFDM - use only one chain */
  615. if (rate && rate->bitrate >= 360 &&
  616. !(txrate->flags & IEEE80211_TX_RC_MCS))
  617. chains = AR9170_TX_PHY_TXCHAIN_1;
  618. }
  619. tmp |= cpu_to_le32(chains << AR9170_TX_PHY_TXCHAIN_S);
  620. return tmp;
  621. }
  622. static bool carl9170_tx_rts_check(struct ar9170 *ar,
  623. struct ieee80211_tx_rate *rate,
  624. bool ampdu, bool multi)
  625. {
  626. switch (ar->erp_mode) {
  627. case CARL9170_ERP_AUTO:
  628. if (ampdu)
  629. break;
  630. case CARL9170_ERP_MAC80211:
  631. if (!(rate->flags & IEEE80211_TX_RC_USE_RTS_CTS))
  632. break;
  633. case CARL9170_ERP_RTS:
  634. if (likely(!multi))
  635. return true;
  636. default:
  637. break;
  638. }
  639. return false;
  640. }
  641. static bool carl9170_tx_cts_check(struct ar9170 *ar,
  642. struct ieee80211_tx_rate *rate)
  643. {
  644. switch (ar->erp_mode) {
  645. case CARL9170_ERP_AUTO:
  646. case CARL9170_ERP_MAC80211:
  647. if (!(rate->flags & IEEE80211_TX_RC_USE_CTS_PROTECT))
  648. break;
  649. case CARL9170_ERP_CTS:
  650. return true;
  651. default:
  652. break;
  653. }
  654. return false;
  655. }
  656. static int carl9170_tx_prepare(struct ar9170 *ar, struct sk_buff *skb)
  657. {
  658. struct ieee80211_hdr *hdr;
  659. struct _carl9170_tx_superframe *txc;
  660. struct carl9170_vif_info *cvif;
  661. struct ieee80211_tx_info *info;
  662. struct ieee80211_tx_rate *txrate;
  663. struct ieee80211_sta *sta;
  664. struct carl9170_tx_info *arinfo;
  665. unsigned int hw_queue;
  666. int i;
  667. __le16 mac_tmp;
  668. u16 len;
  669. bool ampdu, no_ack;
  670. BUILD_BUG_ON(sizeof(*arinfo) > sizeof(info->rate_driver_data));
  671. BUILD_BUG_ON(sizeof(struct _carl9170_tx_superdesc) !=
  672. CARL9170_TX_SUPERDESC_LEN);
  673. BUILD_BUG_ON(sizeof(struct _ar9170_tx_hwdesc) !=
  674. AR9170_TX_HWDESC_LEN);
  675. BUILD_BUG_ON(IEEE80211_TX_MAX_RATES < CARL9170_TX_MAX_RATES);
  676. BUILD_BUG_ON(AR9170_MAX_VIRTUAL_MAC >
  677. ((CARL9170_TX_SUPER_MISC_VIF_ID >>
  678. CARL9170_TX_SUPER_MISC_VIF_ID_S) + 1));
  679. hw_queue = ar9170_qmap[carl9170_get_queue(ar, skb)];
  680. hdr = (void *)skb->data;
  681. info = IEEE80211_SKB_CB(skb);
  682. len = skb->len;
  683. /*
  684. * Note: If the frame was sent through a monitor interface,
  685. * the ieee80211_vif pointer can be NULL.
  686. */
  687. if (likely(info->control.vif))
  688. cvif = (void *) info->control.vif->drv_priv;
  689. else
  690. cvif = NULL;
  691. sta = info->control.sta;
  692. txc = (void *)skb_push(skb, sizeof(*txc));
  693. memset(txc, 0, sizeof(*txc));
  694. SET_VAL(CARL9170_TX_SUPER_MISC_QUEUE, txc->s.misc, hw_queue);
  695. if (likely(cvif))
  696. SET_VAL(CARL9170_TX_SUPER_MISC_VIF_ID, txc->s.misc, cvif->id);
  697. if (unlikely(info->flags & IEEE80211_TX_CTL_SEND_AFTER_DTIM))
  698. txc->s.misc |= CARL9170_TX_SUPER_MISC_CAB;
  699. if (unlikely(ieee80211_is_probe_resp(hdr->frame_control)))
  700. txc->s.misc |= CARL9170_TX_SUPER_MISC_FILL_IN_TSF;
  701. mac_tmp = cpu_to_le16(AR9170_TX_MAC_HW_DURATION |
  702. AR9170_TX_MAC_BACKOFF);
  703. mac_tmp |= cpu_to_le16((hw_queue << AR9170_TX_MAC_QOS_S) &
  704. AR9170_TX_MAC_QOS);
  705. no_ack = !!(info->flags & IEEE80211_TX_CTL_NO_ACK);
  706. if (unlikely(no_ack))
  707. mac_tmp |= cpu_to_le16(AR9170_TX_MAC_NO_ACK);
  708. if (info->control.hw_key) {
  709. len += info->control.hw_key->icv_len;
  710. switch (info->control.hw_key->cipher) {
  711. case WLAN_CIPHER_SUITE_WEP40:
  712. case WLAN_CIPHER_SUITE_WEP104:
  713. case WLAN_CIPHER_SUITE_TKIP:
  714. mac_tmp |= cpu_to_le16(AR9170_TX_MAC_ENCR_RC4);
  715. break;
  716. case WLAN_CIPHER_SUITE_CCMP:
  717. mac_tmp |= cpu_to_le16(AR9170_TX_MAC_ENCR_AES);
  718. break;
  719. default:
  720. WARN_ON(1);
  721. goto err_out;
  722. }
  723. }
  724. ampdu = !!(info->flags & IEEE80211_TX_CTL_AMPDU);
  725. if (ampdu) {
  726. unsigned int density, factor;
  727. if (unlikely(!sta || !cvif))
  728. goto err_out;
  729. factor = min_t(unsigned int, 1u, sta->ht_cap.ampdu_factor);
  730. density = sta->ht_cap.ampdu_density;
  731. if (density) {
  732. /*
  733. * Watch out!
  734. *
  735. * Otus uses slightly different density values than
  736. * those from the 802.11n spec.
  737. */
  738. density = max_t(unsigned int, density + 1, 7u);
  739. }
  740. SET_VAL(CARL9170_TX_SUPER_AMPDU_DENSITY,
  741. txc->s.ampdu_settings, density);
  742. SET_VAL(CARL9170_TX_SUPER_AMPDU_FACTOR,
  743. txc->s.ampdu_settings, factor);
  744. for (i = 0; i < CARL9170_TX_MAX_RATES; i++) {
  745. txrate = &info->control.rates[i];
  746. if (txrate->idx >= 0) {
  747. txc->s.ri[i] =
  748. CARL9170_TX_SUPER_RI_AMPDU;
  749. if (WARN_ON(!(txrate->flags &
  750. IEEE80211_TX_RC_MCS))) {
  751. /*
  752. * Not sure if it's even possible
  753. * to aggregate non-ht rates with
  754. * this HW.
  755. */
  756. goto err_out;
  757. }
  758. continue;
  759. }
  760. txrate->idx = 0;
  761. txrate->count = ar->hw->max_rate_tries;
  762. }
  763. mac_tmp |= cpu_to_le16(AR9170_TX_MAC_AGGR);
  764. }
  765. /*
  766. * NOTE: For the first rate, the ERP & AMPDU flags are directly
  767. * taken from mac_control. For all fallback rate, the firmware
  768. * updates the mac_control flags from the rate info field.
  769. */
  770. for (i = 1; i < CARL9170_TX_MAX_RATES; i++) {
  771. txrate = &info->control.rates[i];
  772. if (txrate->idx < 0)
  773. break;
  774. SET_VAL(CARL9170_TX_SUPER_RI_TRIES, txc->s.ri[i],
  775. txrate->count);
  776. if (carl9170_tx_rts_check(ar, txrate, ampdu, no_ack))
  777. txc->s.ri[i] |= (AR9170_TX_MAC_PROT_RTS <<
  778. CARL9170_TX_SUPER_RI_ERP_PROT_S);
  779. else if (carl9170_tx_cts_check(ar, txrate))
  780. txc->s.ri[i] |= (AR9170_TX_MAC_PROT_CTS <<
  781. CARL9170_TX_SUPER_RI_ERP_PROT_S);
  782. txc->s.rr[i - 1] = carl9170_tx_physet(ar, info, txrate);
  783. }
  784. txrate = &info->control.rates[0];
  785. SET_VAL(CARL9170_TX_SUPER_RI_TRIES, txc->s.ri[0], txrate->count);
  786. if (carl9170_tx_rts_check(ar, txrate, ampdu, no_ack))
  787. mac_tmp |= cpu_to_le16(AR9170_TX_MAC_PROT_RTS);
  788. else if (carl9170_tx_cts_check(ar, txrate))
  789. mac_tmp |= cpu_to_le16(AR9170_TX_MAC_PROT_CTS);
  790. txc->s.len = cpu_to_le16(skb->len);
  791. txc->f.length = cpu_to_le16(len + FCS_LEN);
  792. txc->f.mac_control = mac_tmp;
  793. txc->f.phy_control = carl9170_tx_physet(ar, info, txrate);
  794. arinfo = (void *)info->rate_driver_data;
  795. arinfo->timeout = jiffies;
  796. arinfo->ar = ar;
  797. kref_init(&arinfo->ref);
  798. return 0;
  799. err_out:
  800. skb_pull(skb, sizeof(*txc));
  801. return -EINVAL;
  802. }
  803. static void carl9170_set_immba(struct ar9170 *ar, struct sk_buff *skb)
  804. {
  805. struct _carl9170_tx_superframe *super;
  806. super = (void *) skb->data;
  807. super->f.mac_control |= cpu_to_le16(AR9170_TX_MAC_IMM_BA);
  808. }
  809. static void carl9170_set_ampdu_params(struct ar9170 *ar, struct sk_buff *skb)
  810. {
  811. struct _carl9170_tx_superframe *super;
  812. int tmp;
  813. super = (void *) skb->data;
  814. tmp = (super->s.ampdu_settings & CARL9170_TX_SUPER_AMPDU_DENSITY) <<
  815. CARL9170_TX_SUPER_AMPDU_DENSITY_S;
  816. /*
  817. * If you haven't noticed carl9170_tx_prepare has already filled
  818. * in all ampdu spacing & factor parameters.
  819. * Now it's the time to check whenever the settings have to be
  820. * updated by the firmware, or if everything is still the same.
  821. *
  822. * There's no sane way to handle different density values with
  823. * this hardware, so we may as well just do the compare in the
  824. * driver.
  825. */
  826. if (tmp != ar->current_density) {
  827. ar->current_density = tmp;
  828. super->s.ampdu_settings |=
  829. CARL9170_TX_SUPER_AMPDU_COMMIT_DENSITY;
  830. }
  831. tmp = (super->s.ampdu_settings & CARL9170_TX_SUPER_AMPDU_FACTOR) <<
  832. CARL9170_TX_SUPER_AMPDU_FACTOR_S;
  833. if (tmp != ar->current_factor) {
  834. ar->current_factor = tmp;
  835. super->s.ampdu_settings |=
  836. CARL9170_TX_SUPER_AMPDU_COMMIT_FACTOR;
  837. }
  838. }
  839. static bool carl9170_tx_rate_check(struct ar9170 *ar, struct sk_buff *_dest,
  840. struct sk_buff *_src)
  841. {
  842. struct _carl9170_tx_superframe *dest, *src;
  843. dest = (void *) _dest->data;
  844. src = (void *) _src->data;
  845. /*
  846. * The mac80211 rate control algorithm expects that all MPDUs in
  847. * an AMPDU share the same tx vectors.
  848. * This is not really obvious right now, because the hardware
  849. * does the AMPDU setup according to its own rulebook.
  850. * Our nicely assembled, strictly monotonic increasing mpdu
  851. * chains will be broken up, mashed back together...
  852. */
  853. return (dest->f.phy_control == src->f.phy_control);
  854. }
  855. static void carl9170_tx_ampdu(struct ar9170 *ar)
  856. {
  857. struct sk_buff_head agg;
  858. struct carl9170_sta_tid *tid_info;
  859. struct sk_buff *skb, *first;
  860. unsigned int i = 0, done_ampdus = 0;
  861. u16 seq, queue, tmpssn;
  862. atomic_inc(&ar->tx_ampdu_scheduler);
  863. ar->tx_ampdu_schedule = false;
  864. if (atomic_read(&ar->tx_ampdu_upload))
  865. return;
  866. if (!ar->tx_ampdu_list_len)
  867. return;
  868. __skb_queue_head_init(&agg);
  869. rcu_read_lock();
  870. tid_info = rcu_dereference(ar->tx_ampdu_iter);
  871. if (WARN_ON_ONCE(!tid_info)) {
  872. rcu_read_unlock();
  873. return;
  874. }
  875. retry:
  876. list_for_each_entry_continue_rcu(tid_info, &ar->tx_ampdu_list, list) {
  877. i++;
  878. if (tid_info->state < CARL9170_TID_STATE_PROGRESS)
  879. continue;
  880. queue = TID_TO_WME_AC(tid_info->tid);
  881. spin_lock_bh(&tid_info->lock);
  882. if (tid_info->state != CARL9170_TID_STATE_XMIT)
  883. goto processed;
  884. tid_info->counter++;
  885. first = skb_peek(&tid_info->queue);
  886. tmpssn = carl9170_get_seq(first);
  887. seq = tid_info->snx;
  888. if (unlikely(tmpssn != seq)) {
  889. tid_info->state = CARL9170_TID_STATE_IDLE;
  890. goto processed;
  891. }
  892. while ((skb = skb_peek(&tid_info->queue))) {
  893. /* strict 0, 1, ..., n - 1, n frame sequence order */
  894. if (unlikely(carl9170_get_seq(skb) != seq))
  895. break;
  896. /* don't upload more than AMPDU FACTOR allows. */
  897. if (unlikely(SEQ_DIFF(tid_info->snx, tid_info->bsn) >=
  898. (tid_info->max - 1)))
  899. break;
  900. if (!carl9170_tx_rate_check(ar, skb, first))
  901. break;
  902. atomic_inc(&ar->tx_ampdu_upload);
  903. tid_info->snx = seq = SEQ_NEXT(seq);
  904. __skb_unlink(skb, &tid_info->queue);
  905. __skb_queue_tail(&agg, skb);
  906. if (skb_queue_len(&agg) >= CARL9170_NUM_TX_AGG_MAX)
  907. break;
  908. }
  909. if (skb_queue_empty(&tid_info->queue) ||
  910. carl9170_get_seq(skb_peek(&tid_info->queue)) !=
  911. tid_info->snx) {
  912. /*
  913. * stop TID, if A-MPDU frames are still missing,
  914. * or whenever the queue is empty.
  915. */
  916. tid_info->state = CARL9170_TID_STATE_IDLE;
  917. }
  918. done_ampdus++;
  919. processed:
  920. spin_unlock_bh(&tid_info->lock);
  921. if (skb_queue_empty(&agg))
  922. continue;
  923. /* apply ampdu spacing & factor settings */
  924. carl9170_set_ampdu_params(ar, skb_peek(&agg));
  925. /* set aggregation push bit */
  926. carl9170_set_immba(ar, skb_peek_tail(&agg));
  927. spin_lock_bh(&ar->tx_pending[queue].lock);
  928. skb_queue_splice_tail_init(&agg, &ar->tx_pending[queue]);
  929. spin_unlock_bh(&ar->tx_pending[queue].lock);
  930. ar->tx_schedule = true;
  931. }
  932. if ((done_ampdus++ == 0) && (i++ == 0))
  933. goto retry;
  934. rcu_assign_pointer(ar->tx_ampdu_iter, tid_info);
  935. rcu_read_unlock();
  936. }
  937. static struct sk_buff *carl9170_tx_pick_skb(struct ar9170 *ar,
  938. struct sk_buff_head *queue)
  939. {
  940. struct sk_buff *skb;
  941. struct ieee80211_tx_info *info;
  942. struct carl9170_tx_info *arinfo;
  943. BUILD_BUG_ON(sizeof(*arinfo) > sizeof(info->rate_driver_data));
  944. spin_lock_bh(&queue->lock);
  945. skb = skb_peek(queue);
  946. if (unlikely(!skb))
  947. goto err_unlock;
  948. if (carl9170_alloc_dev_space(ar, skb))
  949. goto err_unlock;
  950. __skb_unlink(skb, queue);
  951. spin_unlock_bh(&queue->lock);
  952. info = IEEE80211_SKB_CB(skb);
  953. arinfo = (void *) info->rate_driver_data;
  954. arinfo->timeout = jiffies;
  955. /*
  956. * increase ref count to "2".
  957. * Ref counting is the easiest way to solve the race between
  958. * the the urb's completion routine: carl9170_tx_callback and
  959. * wlan tx status functions: carl9170_tx_status/janitor.
  960. */
  961. carl9170_tx_get_skb(skb);
  962. return skb;
  963. err_unlock:
  964. spin_unlock_bh(&queue->lock);
  965. return NULL;
  966. }
  967. void carl9170_tx_drop(struct ar9170 *ar, struct sk_buff *skb)
  968. {
  969. struct _carl9170_tx_superframe *super;
  970. uint8_t q = 0;
  971. ar->tx_dropped++;
  972. super = (void *)skb->data;
  973. SET_VAL(CARL9170_TX_SUPER_MISC_QUEUE, q,
  974. ar9170_qmap[carl9170_get_queue(ar, skb)]);
  975. __carl9170_tx_process_status(ar, super->s.cookie, q);
  976. }
  977. static void carl9170_tx(struct ar9170 *ar)
  978. {
  979. struct sk_buff *skb;
  980. unsigned int i, q;
  981. bool schedule_garbagecollector = false;
  982. ar->tx_schedule = false;
  983. if (unlikely(!IS_STARTED(ar)))
  984. return;
  985. carl9170_usb_handle_tx_err(ar);
  986. for (i = 0; i < ar->hw->queues; i++) {
  987. while (!skb_queue_empty(&ar->tx_pending[i])) {
  988. skb = carl9170_tx_pick_skb(ar, &ar->tx_pending[i]);
  989. if (unlikely(!skb))
  990. break;
  991. atomic_inc(&ar->tx_total_pending);
  992. q = __carl9170_get_queue(ar, i);
  993. /*
  994. * NB: tx_status[i] vs. tx_status[q],
  995. * TODO: Move into pick_skb or alloc_dev_space.
  996. */
  997. skb_queue_tail(&ar->tx_status[q], skb);
  998. carl9170_usb_tx(ar, skb);
  999. schedule_garbagecollector = true;
  1000. }
  1001. }
  1002. if (!schedule_garbagecollector)
  1003. return;
  1004. ieee80211_queue_delayed_work(ar->hw, &ar->tx_janitor,
  1005. msecs_to_jiffies(CARL9170_TX_TIMEOUT));
  1006. }
  1007. static bool carl9170_tx_ampdu_queue(struct ar9170 *ar,
  1008. struct ieee80211_sta *sta, struct sk_buff *skb)
  1009. {
  1010. struct _carl9170_tx_superframe *super = (void *) skb->data;
  1011. struct carl9170_sta_info *sta_info;
  1012. struct carl9170_sta_tid *agg;
  1013. struct sk_buff *iter;
  1014. unsigned int max;
  1015. u16 tid, seq, qseq, off;
  1016. bool run = false;
  1017. tid = carl9170_get_tid(skb);
  1018. seq = carl9170_get_seq(skb);
  1019. sta_info = (void *) sta->drv_priv;
  1020. rcu_read_lock();
  1021. agg = rcu_dereference(sta_info->agg[tid]);
  1022. max = sta_info->ampdu_max_len;
  1023. if (!agg)
  1024. goto err_unlock_rcu;
  1025. spin_lock_bh(&agg->lock);
  1026. if (unlikely(agg->state < CARL9170_TID_STATE_IDLE))
  1027. goto err_unlock;
  1028. /* check if sequence is within the BA window */
  1029. if (unlikely(!BAW_WITHIN(agg->bsn, CARL9170_BAW_BITS, seq)))
  1030. goto err_unlock;
  1031. if (WARN_ON_ONCE(!BAW_WITHIN(agg->snx, CARL9170_BAW_BITS, seq)))
  1032. goto err_unlock;
  1033. off = SEQ_DIFF(seq, agg->bsn);
  1034. if (WARN_ON_ONCE(test_and_set_bit(off, agg->bitmap)))
  1035. goto err_unlock;
  1036. if (likely(BAW_WITHIN(agg->hsn, CARL9170_BAW_BITS, seq))) {
  1037. __skb_queue_tail(&agg->queue, skb);
  1038. agg->hsn = seq;
  1039. goto queued;
  1040. }
  1041. skb_queue_reverse_walk(&agg->queue, iter) {
  1042. qseq = carl9170_get_seq(iter);
  1043. if (BAW_WITHIN(qseq, CARL9170_BAW_BITS, seq)) {
  1044. __skb_queue_after(&agg->queue, iter, skb);
  1045. goto queued;
  1046. }
  1047. }
  1048. __skb_queue_head(&agg->queue, skb);
  1049. queued:
  1050. if (unlikely(agg->state != CARL9170_TID_STATE_XMIT)) {
  1051. if (agg->snx == carl9170_get_seq(skb_peek(&agg->queue))) {
  1052. agg->state = CARL9170_TID_STATE_XMIT;
  1053. run = true;
  1054. }
  1055. }
  1056. spin_unlock_bh(&agg->lock);
  1057. rcu_read_unlock();
  1058. return run;
  1059. err_unlock:
  1060. spin_unlock_bh(&agg->lock);
  1061. err_unlock_rcu:
  1062. rcu_read_unlock();
  1063. super->f.mac_control &= ~cpu_to_le16(AR9170_TX_MAC_AGGR);
  1064. carl9170_tx_status(ar, skb, false);
  1065. ar->tx_dropped++;
  1066. return false;
  1067. }
  1068. int carl9170_op_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  1069. {
  1070. struct ar9170 *ar = hw->priv;
  1071. struct ieee80211_tx_info *info;
  1072. struct ieee80211_sta *sta;
  1073. bool run;
  1074. if (unlikely(!IS_STARTED(ar)))
  1075. goto err_free;
  1076. info = IEEE80211_SKB_CB(skb);
  1077. sta = info->control.sta;
  1078. if (unlikely(carl9170_tx_prepare(ar, skb)))
  1079. goto err_free;
  1080. carl9170_tx_accounting(ar, skb);
  1081. /*
  1082. * from now on, one has to use carl9170_tx_status to free
  1083. * all ressouces which are associated with the frame.
  1084. */
  1085. if (info->flags & IEEE80211_TX_CTL_AMPDU) {
  1086. run = carl9170_tx_ampdu_queue(ar, sta, skb);
  1087. if (run)
  1088. carl9170_tx_ampdu(ar);
  1089. } else {
  1090. unsigned int queue = skb_get_queue_mapping(skb);
  1091. skb_queue_tail(&ar->tx_pending[queue], skb);
  1092. }
  1093. carl9170_tx(ar);
  1094. return NETDEV_TX_OK;
  1095. err_free:
  1096. ar->tx_dropped++;
  1097. dev_kfree_skb_any(skb);
  1098. return NETDEV_TX_OK;
  1099. }
  1100. void carl9170_tx_scheduler(struct ar9170 *ar)
  1101. {
  1102. if (ar->tx_ampdu_schedule)
  1103. carl9170_tx_ampdu(ar);
  1104. if (ar->tx_schedule)
  1105. carl9170_tx(ar);
  1106. }