mmcif-sh7724.c 1.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071
  1. /*
  2. * sh7724 MMCIF loader
  3. *
  4. * Copyright (C) 2010 Magnus Damm
  5. *
  6. * This file is subject to the terms and conditions of the GNU General Public
  7. * License. See the file "COPYING" in the main directory of this archive
  8. * for more details.
  9. */
  10. #include <linux/mmc/sh_mmcif.h>
  11. #include <mach/romimage.h>
  12. #define MMCIF_BASE (void __iomem *)0xa4ca0000
  13. #define MSTPCR2 0xa4150038
  14. #define PTWCR 0xa4050146
  15. #define PTXCR 0xa4050148
  16. #define PSELA 0xa405014e
  17. #define PSELE 0xa4050156
  18. #define HIZCRC 0xa405015c
  19. #define DRVCRA 0xa405018a
  20. /* SH7724 specific MMCIF loader
  21. *
  22. * loads the romImage from an MMC card starting from block 512
  23. * use the following line to write the romImage to an MMC card
  24. * # dd if=arch/sh/boot/romImage of=/dev/sdx bs=512 seek=512
  25. */
  26. asmlinkage void mmcif_loader(unsigned char *buf, unsigned long no_bytes)
  27. {
  28. mmcif_update_progress(MMCIF_PROGRESS_ENTER);
  29. /* enable clock to the MMCIF hardware block */
  30. __raw_writel(__raw_readl(MSTPCR2) & ~0x20000000, MSTPCR2);
  31. /* setup pins D7-D0 */
  32. __raw_writew(0x0000, PTWCR);
  33. /* setup pins MMC_CLK, MMC_CMD */
  34. __raw_writew(__raw_readw(PTXCR) & ~0x000f, PTXCR);
  35. /* select D3-D0 pin function */
  36. __raw_writew(__raw_readw(PSELA) & ~0x2000, PSELA);
  37. /* select D7-D4 pin function */
  38. __raw_writew(__raw_readw(PSELE) & ~0x3000, PSELE);
  39. /* disable Hi-Z for the MMC pins */
  40. __raw_writew(__raw_readw(HIZCRC) & ~0x0620, HIZCRC);
  41. /* high drive capability for MMC pins */
  42. __raw_writew(__raw_readw(DRVCRA) | 0x3000, DRVCRA);
  43. mmcif_update_progress(MMCIF_PROGRESS_INIT);
  44. /* setup MMCIF hardware */
  45. sh_mmcif_boot_init(MMCIF_BASE);
  46. mmcif_update_progress(MMCIF_PROGRESS_LOAD);
  47. /* load kernel via MMCIF interface */
  48. sh_mmcif_boot_do_read(MMCIF_BASE, 512,
  49. (no_bytes + SH_MMCIF_BBS - 1) / SH_MMCIF_BBS,
  50. buf);
  51. /* disable clock to the MMCIF hardware block */
  52. __raw_writel(__raw_readl(MSTPCR2) | 0x20000000, MSTPCR2);
  53. mmcif_update_progress(MMCIF_PROGRESS_DONE);
  54. }