mach_apic.h 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206
  1. #ifndef __ASM_MACH_APIC_H
  2. #define __ASM_MACH_APIC_H
  3. extern u8 bios_cpu_apicid[];
  4. #define xapic_phys_to_log_apicid(cpu) (bios_cpu_apicid[cpu])
  5. #define esr_disable (1)
  6. static inline int apic_id_registered(void)
  7. {
  8. return (1);
  9. }
  10. static inline cpumask_t target_cpus(void)
  11. {
  12. #if defined CONFIG_ES7000_CLUSTERED_APIC
  13. return CPU_MASK_ALL;
  14. #else
  15. return cpumask_of_cpu(smp_processor_id());
  16. #endif
  17. }
  18. #define TARGET_CPUS (target_cpus())
  19. #if defined CONFIG_ES7000_CLUSTERED_APIC
  20. #define APIC_DFR_VALUE (APIC_DFR_CLUSTER)
  21. #define INT_DELIVERY_MODE (dest_LowestPrio)
  22. #define INT_DEST_MODE (1) /* logical delivery broadcast to all procs */
  23. #define NO_BALANCE_IRQ (1)
  24. #undef WAKE_SECONDARY_VIA_INIT
  25. #define WAKE_SECONDARY_VIA_MIP
  26. #else
  27. #define APIC_DFR_VALUE (APIC_DFR_FLAT)
  28. #define INT_DELIVERY_MODE (dest_Fixed)
  29. #define INT_DEST_MODE (0) /* phys delivery to target procs */
  30. #define NO_BALANCE_IRQ (0)
  31. #undef APIC_DEST_LOGICAL
  32. #define APIC_DEST_LOGICAL 0x0
  33. #define WAKE_SECONDARY_VIA_INIT
  34. #endif
  35. static inline unsigned long check_apicid_used(physid_mask_t bitmap, int apicid)
  36. {
  37. return 0;
  38. }
  39. static inline unsigned long check_apicid_present(int bit)
  40. {
  41. return physid_isset(bit, phys_cpu_present_map);
  42. }
  43. #define apicid_cluster(apicid) (apicid & 0xF0)
  44. static inline unsigned long calculate_ldr(int cpu)
  45. {
  46. unsigned long id;
  47. id = xapic_phys_to_log_apicid(cpu);
  48. return (SET_APIC_LOGICAL_ID(id));
  49. }
  50. /*
  51. * Set up the logical destination ID.
  52. *
  53. * Intel recommends to set DFR, LdR and TPR before enabling
  54. * an APIC. See e.g. "AP-388 82489DX User's Manual" (Intel
  55. * document number 292116). So here it goes...
  56. */
  57. static inline void init_apic_ldr(void)
  58. {
  59. unsigned long val;
  60. int cpu = smp_processor_id();
  61. apic_write_around(APIC_DFR, APIC_DFR_VALUE);
  62. val = calculate_ldr(cpu);
  63. apic_write_around(APIC_LDR, val);
  64. }
  65. #ifndef CONFIG_X86_GENERICARCH
  66. extern void enable_apic_mode(void);
  67. #endif
  68. extern int apic_version [MAX_APICS];
  69. static inline void setup_apic_routing(void)
  70. {
  71. int apic = bios_cpu_apicid[smp_processor_id()];
  72. printk("Enabling APIC mode: %s. Using %d I/O APICs, target cpus %lx\n",
  73. (apic_version[apic] == 0x14) ?
  74. "Physical Cluster" : "Logical Cluster", nr_ioapics, cpus_addr(TARGET_CPUS)[0]);
  75. }
  76. static inline int multi_timer_check(int apic, int irq)
  77. {
  78. return 0;
  79. }
  80. static inline int apicid_to_node(int logical_apicid)
  81. {
  82. return 0;
  83. }
  84. static inline int cpu_present_to_apicid(int mps_cpu)
  85. {
  86. if (!mps_cpu)
  87. return boot_cpu_physical_apicid;
  88. else if (mps_cpu < NR_CPUS)
  89. return (int) bios_cpu_apicid[mps_cpu];
  90. else
  91. return BAD_APICID;
  92. }
  93. static inline physid_mask_t apicid_to_cpu_present(int phys_apicid)
  94. {
  95. static int id = 0;
  96. physid_mask_t mask;
  97. mask = physid_mask_of_physid(id);
  98. ++id;
  99. return mask;
  100. }
  101. extern u8 cpu_2_logical_apicid[];
  102. /* Mapping from cpu number to logical apicid */
  103. static inline int cpu_to_logical_apicid(int cpu)
  104. {
  105. #ifdef CONFIG_SMP
  106. if (cpu >= NR_CPUS)
  107. return BAD_APICID;
  108. return (int)cpu_2_logical_apicid[cpu];
  109. #else
  110. return logical_smp_processor_id();
  111. #endif
  112. }
  113. static inline int mpc_apic_id(struct mpc_config_processor *m, struct mpc_config_translation *unused)
  114. {
  115. printk("Processor #%d %ld:%ld APIC version %d\n",
  116. m->mpc_apicid,
  117. (m->mpc_cpufeature & CPU_FAMILY_MASK) >> 8,
  118. (m->mpc_cpufeature & CPU_MODEL_MASK) >> 4,
  119. m->mpc_apicver);
  120. return (m->mpc_apicid);
  121. }
  122. static inline physid_mask_t ioapic_phys_id_map(physid_mask_t phys_map)
  123. {
  124. /* For clustered we don't have a good way to do this yet - hack */
  125. return physids_promote(0xff);
  126. }
  127. static inline void setup_portio_remap(void)
  128. {
  129. }
  130. extern unsigned int boot_cpu_physical_apicid;
  131. static inline int check_phys_apicid_present(int cpu_physical_apicid)
  132. {
  133. boot_cpu_physical_apicid = GET_APIC_ID(apic_read(APIC_ID));
  134. return (1);
  135. }
  136. static inline unsigned int cpu_mask_to_apicid(cpumask_t cpumask)
  137. {
  138. int num_bits_set;
  139. int cpus_found = 0;
  140. int cpu;
  141. int apicid;
  142. num_bits_set = cpus_weight(cpumask);
  143. /* Return id to all */
  144. if (num_bits_set == NR_CPUS)
  145. #if defined CONFIG_ES7000_CLUSTERED_APIC
  146. return 0xFF;
  147. #else
  148. return cpu_to_logical_apicid(0);
  149. #endif
  150. /*
  151. * The cpus in the mask must all be on the apic cluster. If are not
  152. * on the same apicid cluster return default value of TARGET_CPUS.
  153. */
  154. cpu = first_cpu(cpumask);
  155. apicid = cpu_to_logical_apicid(cpu);
  156. while (cpus_found < num_bits_set) {
  157. if (cpu_isset(cpu, cpumask)) {
  158. int new_apicid = cpu_to_logical_apicid(cpu);
  159. if (apicid_cluster(apicid) !=
  160. apicid_cluster(new_apicid)){
  161. printk ("%s: Not a valid mask!\n",__FUNCTION__);
  162. #if defined CONFIG_ES7000_CLUSTERED_APIC
  163. return 0xFF;
  164. #else
  165. return cpu_to_logical_apicid(0);
  166. #endif
  167. }
  168. apicid = new_apicid;
  169. cpus_found++;
  170. }
  171. cpu++;
  172. }
  173. return apicid;
  174. }
  175. static inline u32 phys_pkg_id(u32 cpuid_apic, int index_msb)
  176. {
  177. return cpuid_apic >> index_msb;
  178. }
  179. #endif /* __ASM_MACH_APIC_H */